72T1875L5BBI Integrated Device Technology (Idt), 72T1875L5BBI Datasheet - Page 26

• Manufacturer Part Number: 72T1875L5BBI
• Description: FIFO Mem Async/Sync Dual Depth/Width Uni-Dir 16K x 18/32K x 9 144-Pin BGA
• Manufacturer: Integrated Device Technology (Idt)

Specifications of 72T1875L5BBI

• Package: 144BGA
• Configuration: Dual
• Bus Directional: Uni-Directional
• Density: 288 Kb
• Organization: 16Kx18|32Kx9
• Data Bus Width: 9/18 Bit
• Timing Type: Asynchronous|Synchronous
• Expansion Type: Depth|Width
• Typical Operating Supply Voltage: 2.5 V
• Operating Temperature: -40 to 85 °C

programming of the offsets. (D
become a valid bit when performing a read of the offset register. IP mode is
selected during Master Reset by the state of the IP input pin.
OUTPUTS:
FULL FLAG (FF/IR)
is selected. When the FIFO is full, FF will go LOW, inhibiting further write
operations. When FF is HIGH, the FIFO is not full. If no reads are performed
after a reset (either MRS or PRS), FF will go LOW after D writes to the FIFO.
If x18 Input or x18 Output bus Width is selected, D = 2,048 for the IDT72T1845,
4,096 for the IDT72T1855, 8,192 for the IDT72T1865, 16,384 for the
IDT72T1875, 32,768 for the IDT72T1885, 65,536 for the IDT72T1895,
131,072 writes for the IDT72T18105, 262,144 writes for the IDT72T18115 and
524,288 writes for the IDT72T18125. If both x9 Input and x9 Output bus Widths
are selected, D = 4,096 for the IDT72T1845, 8,192 for the IDT72T1855,
16,384 for the IDT72T1865, 32,768 for the IDT72T1875, 65,536 for the
IDT72T1885, 131,072 for the IDT72T1895, 262,144 writes for the
IDT72T18105, 524,288 writes for the IDT72T18115 and 1,048,576 writes for
the IDT72T18125. See Figure 11, Write Cycle and Full Flag Timing (IDT
Standard Mode), for the relevant timing information.
when memory space is available for writing in data. When there is no longer
any free space left, IR goes HIGH, inhibiting further write operations. If no reads
are performed after a reset (either MRS or PRS), IR will go HIGH after D writes
to the FIFO. If x18 Input or x18 Output bus Width is selected, D = 2,049 for the
IDT72T1845, 4,097 for the IDT72T1855, 8,193 for the IDT72T1865, 16,385
for the IDT72T1875, 32,769 for the IDT72T1885, 65,537 for the IDT72T1895,
131,073 writes for the IDT72T18105, 262,145 writes for the IDT72T18115 and
524,289 writes for the IDT72T18125. If both x9 Input and x9 Output bus Widths
are selected, D = 4,097 for the IDT72T1845, 8,193 for the IDT72T1855, 16,385
for the IDT72T1865, 32,769 for the IDT72T1875, 65,537 for the IDT72T1885,
131,073 for the IDT72T1895, 262,145 writes for the IDT72T18105, 524,289
writes for the IDT72T18115 and 1,048,577 writes for the IDT72T18125. See
Figure 14, Write Timing (FWFT Mode), for the relevant timing information.
counts the presence of a word in the output register. Thus, in FWFT mode, the
total number of writes necessary to deassert IR is one greater than needed to
assert FF in IDT Standard mode.
double register-buffered outputs.
write pointer to the ‘marked’ location. This differs from normal mode where this
flag is a comparison of the write pointer to the read pointer.
EMPTY FLAG (EF/OR)
function is selected. When the FIFO is empty, EF will go LOW, inhibiting further
read operations. When EF is HIGH, the FIFO is not empty. See Figure 12, Read
Cycle, Empty Flag and First Word Latency Timing (IDT Standard Mode), for
the relevant timing information.
at the same time that the first word written to an empty FIFO appears valid on
the outputs. OR stays LOW after the RCLK LOW to HIGH transition that shifts the
last word from the FIFO memory to the outputs. OR goes HIGH only with a true
read (RCLK with REN = LOW). The previous data stays at the outputs, indicating
the last word was read. Further data reads are inhibited until OR goes LOW
IDT72T1845/55/65/75/85/95/105/115/125 2.5V TeraSync™ 18-BIT/9-BIT FIFO
8Kx9, 8Kx18/16Kx9, 16Kx18/32Kx9, 32Kx18/64Kx9, 64Kx18/128Kx9, 128Kx18/256Kx9, 256Kx18/512Kx9, 512Kx18/1Mx9
This is a dual purpose pin. In IDT Standard mode, the Full Flag (FF) function
In FWFT mode, the Input Ready (IR) function is selected. IR goes LOW
The IR status not only measures the contents of the FIFO memory, but also
FF/IR is synchronous and updated on the rising edge of WCLK. FF/IR are
Note, when the device is in Retransmit mode, this flag is a comparison of the
This is a dual purpose pin. In the IDT Standard mode, the Empty Flag (EF)
In FWFT mode, the Output Ready (OR) function is selected. OR goes LOW
8
becomes a valid bit). Additionally, output Q
8
will
26
again. See Figure 15, Read Timing (FWFT Mode), for the relevant timing
information.
mode, OR is a triple register-buffered output.
PROGRAMMABLE ALMOST-FULL FLAG (PAF)
reaches the almost-full condition. In IDT Standard mode, if no reads are
performed after reset (MRS), PAF will go LOW after (D-m) words are written
to the FIFO. If x18 Input or x18 Output bus Width is selected, (D-m) = (2,048-m)
writes for the IDT72T1845, (4,096-m) writes for the IDT72T1855, (8,192-m)
writes for the IDT72T1865, (16,384-m) writes for the IDT72T1875, (32,768-m)
writes for the IDT72T1885, (65,536-m) writes for the IDT72T1895, (131,072-m)
writes for the IDT72T18105, (262,144-m) writes for the IDT72T18115 and
(524,288-m) writes for the IDT72T18125. If both x9 Input and x9 Output bus
Widths are selected, (D-m) = (4,096-m) writes for the IDT72T1845, (8,192-m)
writes for the IDT72T1855, (16,384-m) writes for the IDT72T1865, (32,768-m)
writes for the IDT72T1875, (65,536-m) writes for the IDT72T1885, (131,072-m)
writes for the IDT72T1895, (262,144-m) writes for the IDT72T18105,
(524,288-m) writes for the IDT72T18115 and (1,048,576-m) writes for the
IDT72T18125. The offset “m” is the full offset value. The default setting for this
value is stated in Table 2.
will go LOW after (2,049-m) writes for the IDT72T1845, (4,097-m) writes for the
IDT72T1855, (8,193-m) writes for the IDT72T1865, (16,385-m) writes for the
IDT72T1875, (32,769-m) writes for the IDT72T1885, (65,537-m) writes for the
IDT72T1895, (131,073-m) writes for the IDT72T18105, (262,145-m) writes
for the IDT72T18115 and (524,289-m) writes for the IDT72T18125. If both x9
Input and x9 Output bus Widths are selected, the PAF will go LOW after (4,097-
m) writes for the IDT72T1845, (8,193-m) writes for the IDT72T1855, (16,385-m)
writes for the IDT72T1865, (32,769-m) writes for the IDT72T1875, (65,537-m)
writes for the IDT72T1885, (131,073-m) writes for the IDT72T1895, (262,145-
m) writes for the IDT72T18105, (524,289-m) writes for the IDT72T18115
and (1,048,577-m) writes for the IDT72T18125. The offset m is the full offset
value. The default setting for this value is stated in Table 2.
Standard and FWFT Mode), for the relevant timing information.
on the LOW-to-HIGH transition of the Write Clock (WCLK). PAF is reset to HIGH
on the LOW-to-HIGH transition of the Read Clock (RCLK). If synchronous PAF
configuration is selected, the PAF is updated on the rising edge of WCLK. See
Figure 25 for Asynchronous Programmable Almost-Full Flag Timing (IDT
Standard and FWFT Mode).
write pointer to the ‘marked’ location. This differs from normal mode where this
flag is a comparison of the write pointer to the read pointer.
PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)
reaches the almost-empty condition. In IDT Standard mode, PAE will go LOW
when there are n words or less in the FIFO. The offset “n” is the empty offset
value. The default setting for this value is stated in Table 2.
in the FIFO. The default setting for this value is stated in Table 2.
(IDT Standard and FWFT Mode), for the relevant timing information.
In IDT Standard mode, EF is a double register-buffered output. In FWFT
In FWFT mode, if x18 Input or x18 Output bus Width is selected, the PAF
See Figure 23, Synchronous Programmable Almost-Full Flag Timing (IDT
See Figure 24, Synchronous Programmable Almost-Empty Flag Timing
The Programmable Almost-Full flag (PAF) will go LOW when the FIFO
If asynchronous PAF configuration is selected, the PAF is asserted LOW
Note, when the device is in Retransmit mode, this flag is a comparison of the
The Programmable Almost-Empty flag (PAE) will go LOW when the FIFO
In FWFT mode, the PAE will go LOW when there are n+1 words or less
EF/OR is synchronous and updated on the rising edge of RCLK.
2Kx18/4Kx9, 4Kx18/
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
FEBRUARY 10, 2009