XC5VLX220-1FF1760I Xilinx Inc, XC5VLX220-1FF1760I Datasheet - Page 378

FPGA Virtex®-5 Family 221184 Cells 65nm (CMOS) Technology 1V 1760-Pin FCBGA

XC5VLX220-1FF1760I

Manufacturer Part Number
XC5VLX220-1FF1760I
Description
FPGA Virtex®-5 Family 221184 Cells 65nm (CMOS) Technology 1V 1760-Pin FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXr

Specifications of XC5VLX220-1FF1760I

Package
1760FCBGA
Family Name
Virtex®-5
Device Logic Units
221184
Typical Operating Supply Voltage
1 V
Maximum Number Of User I/os
800
Ram Bits
7077888
Number Of Logic Elements/cells
221184
Number Of Labs/clbs
17280
Total Ram Bits
7077888
Number Of I /o
800
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1760-BBGA, FCBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With
HW-AFX-FF1760-500-G - BOARD DEV VIRTEX 5 FF1760
Number Of Gates
-
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX220-1FF1760I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Chapter 8: Advanced SelectIO Logic Resources
378
Timing Characteristics of 2:1 SDR Serialization
Table 8-11: OSERDES Switching Characteristics (Continued)
In
X-Ref Target - Figure 8-17
Clock Event 1
On the rising edge of CLKDIV, the word AB is driven from the FPGA logic to the D1 and
D2 inputs of the OSERDES (after some propagation delay).
Clock Event 2
On the rising edge of CLKDIV, the word AB is sampled into the OSERDES from the D1 and
D2 inputs.
Clock Event 3
The data bit A appears at OQ one CLK cycle after AB is sampled into the OSERDES. This
latency is consistent with the
CLK cycle.
Combinatorial
T
T
OSCO_OQ
OSCO_TQ
Figure
CLKDIV
CLK
OQ
D1
D2
Event 1
8-17, the timing of a 2:1 SDR data serialization is illustrated.
Figure 8-17: OSERDES Data Flow and Latency in 2:1 SDR Mode
Symbol
Clock
Event 2
Clock
www.xilinx.com
B
A
Table 8-10
Asynchronous Reset to OQ
Asynchronous Reset to TQ
Clock
Event 3
A
listing of a 2:1 SDR mode OSERDES latency of one
C
D
B
C
E
F
Description
D
E
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
F
UG190_8_17_100307

Related parts for XC5VLX220-1FF1760I