L80223/D LSI, L80223/D Datasheet - Page 43

no-image

L80223/D

Manufacturer Part Number
L80223/D
Description
Manufacturer
LSI
Datasheet

Specifications of L80223/D

Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
L80223/D
Manufacturer:
LSI
Quantity:
20 000
2.3.10.4 AutoNegotiation Outcome Indication
2.3.10.5 AutoNegotiation Status
2.3.10.6 AutoNegotiation Enable/Disable
the remote device. The device negotiation algorithm matches its
capabilities to the remote device’s capabilities and determines what
mode the device should be configured for according to the priority
resolution algorithm defined in IEEEE 802.3 Clause 28. After the
negotiation process is completed, the device configures itself for either
10 or 100 Mbits/s modes and either Half- or Full-Duplex modes
(depending on the outcome of the negotiation process), and switches to
either the 10BASE-T or 100BASE-TX link integrity algorithms (depending
on which mode AutoNegotiation enabled). Refer to IEEE 802.3 Clause
28 for more details.
The outcome or result of the AutoNegotiation process is stored in the
10/100 Speed Detect (SPD_DET) and Duplex Detect (DPLX_DET) bits
in the MI serial port Status Output 0 register.
To monitor the status of the AutoNegotiation process, read the
AutoNegotiation Acknowledgement (ANEG_ACK) bit in the MI serial port
Status register.
To enable the AutoNegotiation algorithm, set the AutoNegotiation Enable
bit (ANEG_EN) in the MI serial port Control register, or assert the ANEG
pin. To disable the AutoNegotiation algorithm, clear the ANEG_EN bit or
deassert the ANEG pin.
When the AutoNegotiation algorithm is enabled, the device halts all
transmissions including link pulses for 1200 to 1500 ms, enters the Link
Fail State, and restarts the negotiation process. When the
AutoNegotiation algorithm is disabled, the selection of 100 Mbits/s or
10 Mbits/s mode is determined with the state of the SPEED bit in the MI
serial port Control register and the half- or full-duplex mode is
determined with the state of the DPLX bit in the MI serial port Control
register.
Block Diagram Description
Copyright © 2000, 2001, 2002 by LSI Logic Corporation. All rights reserved.
2-25

Related parts for L80223/D