MT29F8G08ABABAWP:B Micron Technology Inc, MT29F8G08ABABAWP:B Datasheet - Page 101
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
MT29F8G08ABABAWP:B
Manufacturer Part Number
MT29F8G08ABABAWP:B
Description
Manufacturer
Micron Technology Inc
Datasheet
1.MT29F8G08ABABAWPB.pdf
(142 pages)
Specifications of MT29F8G08ABABAWP:B
Lead Free Status / RoHS Status
Supplier Unconfirmed
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT29F8G08ABABAWP:B
Manufacturer:
SPANSION
Quantity:
4 310
Company:
Part Number:
MT29F8G08ABABAWP:B
Manufacturer:
MICRON
Quantity:
11 200
Part Number:
MT29F8G08ABABAWP:B
Manufacturer:
MICRON/美光
Quantity:
20 000
Table 37:
Table 38:
Table 39:
PDF: 09005aef8386131b / Source: 09005aef838cad98
m61a_async_sync_nand.fm - Rev. A 2/09 EN
Parameter
WP# transition to WE#
low
Parameter
Valid block number
Parameter
Number of partial page programs
ERASE BLOCK operation time
Cache busy
Dummy busy time
Cache read busy time
Busy time for SET FEATURES and GET FEATURES operations
Busy time for interface change
LAST PAGE PROGRAM operation time
Busy time for OTP DATA PROGRAM operation if OTP is protected
Power-on reset time
PROGRAM PAGE operation time
READ PAGE operation time
AC Characteristics: Asynchronous Command, Address, and Data (continued)
Valid Blocks per LUN
Array Characteristics
Notes:
Notes:
Notes:
Symbol
t
WW
1. Timing for
2. Data transition is measured ±200mV from steady-steady voltage with load. This parameter
3. AC characteristics may need to be relaxed if output drive strength is not set to at least nom-
4. If RESET (FFh) command is issued when the target is READY, the target goes busy for a max-
5. See Table 39 for details on the power-on reset time,
6. Do not issue a new command during
1. Invalid blocks are block that contain one or more bad bits beyond ECC. The device may con-
1. The pages in the OTP Block have an NOP of 8.
2.
3.
the first rising edge of WE# for data input.
is sampled and not 100 percent tested.
inal.
imum of 5µs.
tain bad blocks upon shipment. Additional bad blocks may develop over time; however, the
total number of available blocks will not drop below NVB during the endurance life of the
device. Do not erase or program blocks marked invalid from the factory.
t
using the SET FEATURES (EFh) command or synchronous to asynchronous using the RESET
(FFh) command. During the
SELECT LUN WITH STATUS (78h), is prohibited.
t
address load time (last page) - data load time (last page).
ITC (MAX) is the busy time when the interface changes from asynchronous to synchronous
LPROG =
Min
100
Mode 0
t
PROG (last page) +
t
ADL begins in the ADDRESS cycle, on the final rising edge of WE# and ends with
Micron Confidential and Proprietary
Max
–
8Gb Asychronous/Synchronous NAND Flash Memory
Min
100
Mode 1
Symbol
N
Max
VB
101
–
t
ITC time, any command, including READ STATUS (70h) and
t
PROG (last page - 1) - command load time (last page) -
Min
100
Mode 2
t
Symbol
NOP
t
t
t
t
t
t
t
t
t
t
t
WB, even if R/B# or RDY is ready.
BERS
CBSY
DBSY
RCBSY
FEAT
ITC
LPROG
OBSY
POR
PROG
R
2,008
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Min
Max
–
Min
100
Mode 3
Typ
t
200
0.7
0.5
2,048
POR
Max
3
3
–
–
–
–
–
–
–
Max
–
Electrical Characteristics
Min
100
Max
Mode 4
©2008 Micron Technology, Inc. All rights reserved.
500
500
25
30
25
4
3
1
1
1
–
1
Blocks
Unit
Max
–
Cycles
Unit
ms
ms
µs
µs
µs
µs
µs
µs
µs
µs
µs
Unit
ns
Notes
Advance
Notes
1
Notes
1
2
3