MT29F8G08ABABAWP:B Micron Technology Inc, MT29F8G08ABABAWP:B Datasheet - Page 99
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
MT29F8G08ABABAWP:B
Manufacturer Part Number
MT29F8G08ABABAWP:B
Description
Manufacturer
Micron Technology Inc
Datasheet
1.MT29F8G08ABABAWPB.pdf
(142 pages)
Specifications of MT29F8G08ABABAWP:B
Lead Free Status / RoHS Status
Supplier Unconfirmed
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT29F8G08ABABAWP:B
Manufacturer:
SPANSION
Quantity:
4 310
Company:
Part Number:
MT29F8G08ABABAWP:B
Manufacturer:
MICRON
Quantity:
11 200
Part Number:
MT29F8G08ABABAWP:B
Manufacturer:
MICRON/美光
Quantity:
20 000
Table 36:
Table 37:
PDF: 09005aef8386131b / Source: 09005aef838cad98
m61a_async_sync_nand.fm - Rev. A 2/09 EN
Parameter
DQS falling edge
from CLK rising -
hold
DQS falling to CLK
rising - setup
Data Valid Window
Half Clock Period
The deviation of a
given
t
DQ-DQS hold, DQS to
first DQ to go non-
valid, per access
Data Hold
Skew Factor
Data output to
command, address,
or data input
Ready to data output
Device reset time
(Read/Program/Erase)
CLK high to
R/B# low
Command cycle to
data output
DQS write preamble
DQS write postamble
W/R# LOW to data
output cycle
WP# transition to
command cycle
Parameter
Clock Period
CK(avg)
t
CK(abs) from
AC Characteristic: Synchronous Command, Address, and Data (continued)
AC Characteristics: Asynchronous Command, Address, and Data
Notes:
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
DSH
DSS
DVW
HP
JIT(per)
QH
QHS
RHW
RR
RST
WB
WHR
WPRE
WPST
WRCK
WW
Symbol
1. Delay is from start of command to next command, address, or data cycle; start of address to
2. This value is specified in the parameter page.
3.
4.
5.
6. If RESET (FFh) is issued when the target is idle, the target goes busy for a maximum of 5µs.
next command, address, or data cycle; and end of data to start of next command, address,
or data cycle.
t
t
t
specific voltage level; it specifies when the device outputs are no longer driving.
CK(avg) is the average clock period over any consecutive 200-cycle window.
CKH(abs) and
DQSHZ begins when W/R# is latched HIGH by CLK. This parameter is not referenced to a
Min
-0.7
100
100
0.2
0.2
1.5
1.5
20
80
20
Mode 0
–
–
–
Min
Mode 0
100
Max
5/10/
500
100
0.7
Micron Confidential and Proprietary
Max
–
–
6
–
–
–
–
–
–
–
t
CKL(abs) include static offset and duty cycle jitter.
8Gb Asychronous/Synchronous NAND Flash Memory
Min
-0.7
100
100
0.2
0.2
1.5
1.5
20
60
20
Mode 1
Min
–
–
–
Mode 1
50
Max
5/10/
500
100
0.7
Max
–
–
3
–
–
–
–
–
–
–
t
t
HP = Min(
DVW =
99
t
QH =
Min
-0.7
100
100
0.2
0.2
1.5
1.5
20
60
20
Mode 2
Min
–
–
–
Mode 2
t
t
OH -
HP -
t
CKH,
35
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Max
5/10/
500
100
0.7
Max
2
–
–
–
–
–
–
–
–
–
t
t
QHS
DQSQ
t
CKL)
Min
-0.6
100
100
0.2
0.2
1.5
1.5
20
60
20
Mode 3
–
–
–
Min
Mode 3
30
Max
5/10/
500
100
0.6
1.5
Max
–
–
–
–
–
–
–
–
–
Electrical Characteristics
Min
-0.6
100
100
0.2
0.2
1.5
1.5
20
60
20
Mode 4
–
–
–
Min
Mode 4
©2008 Micron Technology, Inc. All rights reserved.
25
Max
5/10/
500
100
0.6
1.2
Max
–
–
–
–
–
–
–
–
–
Unit
t
t
t
t
CK
CK
ns
ns
ns
ns
ns
ns
ns
µs
ns
ns
CK
CK
ns
ns
Unit
ns
Advance
Notes
Notes
–
–
–
–
–
–
–
–
6
–
–
–
–
–
–