ISP1183BS STEricsson, ISP1183BS Datasheet - Page 13

• Manufacturer Part Number: ISP1183BS
• Manufacturer: STEricsson

Specifications of ISP1183BS

• Lead Free Status / RoHS Status: Supplier Unconfirmed

ISP1183_3
Product data sheet
Fig 8. Interrupt logic
Enable register
IEP0OUT
IERESM
IESUSP
IEP0IN
IERST
IESOF
IEP14
Interrupt
...
suspend interrupt source
reset interrupt source
EPn interrupt source
Bits SUSPND, RESET, RESUME, SP_EOT, EOT and SOF are cleared when the Interrupt
register is read. The endpoint bits (EP0OUT to EP14) are cleared when the associated
Endpoint Status register is read.
Bit BUSTATUS follows the USB bus status exactly, allowing firmware to get the current
bus status when reading the Interrupt register.
SETUP and OUT token interrupts are generated after the ISP1183 has acknowledged the
associated data packet. In bulk transfer mode, the ISP1183 will issue interrupts for every
ACK received for an OUT token or transmitted for an IN token.
In isochronous mode, an interrupt is issued on each packet transaction. Firmware is
responsible for timing synchronization with the host. This can be done using the Pseudo
Start-Of-Frame (PSOF) interrupt, enabled using bit IEPSOF in the Interrupt Enable
register. If a Start-Of-Frame (SOF) is lost, PSOF interrupts are generated every 1 ms. This
allows firmware to keep data transfer synchronized with the host. After three missed SOF
events, the ISP1183 will enter the suspend state.
An alternative way of handling the isochronous data transfer is to enable both the SOF
and PSOF interrupts, and disable the interrupt for each isochronous endpoint.
.
.
.
.
.
.
.
.
.
.
.
.
(clear EPn interrupt; reading EPn
Status register will set this signal)
RESET
(clear SUSPEND interrupt; reading
Interrupt register will set this signal)
Rev. 03 — 20 January 2009
.
.
.
.
.
.
.
.
.
.
.
.
(clear RESET interrupt; reading
Interrupt register will set this signal)
Interrupt register
RESUME
SUSPND
EP0OUT
RESET
EP0IN
EP14
SOF
...
Low-power USB Peripheral Controller with DMA
Hardware Configuration
Device Mode
register
INTENA
INTLVL
register
GENERATOR
PULSE
1
0
© ST-NXP Wireless 2009. All rights reserved.
ISP1183
004aaa255
INT_N
12 of 65