TC59SM808BFTL-70 Toshiba, TC59SM808BFTL-70 Datasheet - Page 36

• Manufacturer Part Number: TC59SM808BFTL-70
• Manufacturer: Toshiba

Specifications of TC59SM808BFTL-70

• Lead Free Status / Rohs Status: Not Compliant

4. Precharge
5. Page Mode
6. Burst Termination
the Bank Precharge command is issued to the active bank, the bank is precharged and then switched to the idle
state. The Bank Precharge command can precharge one bank independently of the other bank and hold the
unprecharged bank in the active state. The maximum time each bank can be held in the active state is specified
as t
active state, the Precharge All command can still be issued. In this case, the Precharge operation is performed
only for the active bank and the precharged bank is then switched to the idle state.
DQM to avoid I/O conflict. Also, when a Write operation is to be interrupted by a Read command, only the input
data before the Read command is enable and the input data after the Read command is disabled.
the Burst Read cycle is interrupted by the Precharge command, read operation is disabled after clock cycle of
( CAS latency-1) from the Precharge command (Figure 20). When the Burst Write cycle is interrupted by the
Precharge command, the input circuit is reset at the same clock cycle at which the Precharge command is issued.
In this case, the DQM signal must be asserted “High” to prevent writing the invalid data to the cell array
(Figure 20).
terminated. When the Burst Stop command is issued during Full-page Burst Read cycle, read operation is
disabled after clock cycle of ( CAS latency-1) from the Burst Stop command. When the Burst Stop command is
issued during a Full-page Burst Write cycle, write operation is disabled at the same clock cycle at which the
Burst Stop command is issued. (Figure 19)
There are two commands which perform the Precharge operation: Bank Precharge and Precharge All. When
The Precharge All command can be used to precharge all banks simultaneously. Even if banks are not in the
The Read or Write command can be issued on any clock cycle.
Whenever a Read operation is to be interrupted by a Write command, the output data must be masked by
When the Precharge command is issued for a bank in a Burst cycle, the Burst operation is terminated. When
When the Burst Stop command is issued for the bank in a Full-page Burst cycle, the Burst operation is
RAS
(max). Therefore, each bank must be precharged within t
TC59SM816/08/04BFT/BFTL-70,-75,-80
RAS
(max) from the Bank Activate command.
2001-06-11 36/49