LC5512MV-45FN484C Lattice, LC5512MV-45FN484C Datasheet - Page 24
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LC5512MV-45FN484C
Manufacturer Part Number
LC5512MV-45FN484C
Description
CPLD ispXPLD™ 5000MV Family 150K Gates 512 Macro Cells 275MHz EECMOS Technology 3.3V 484-Pin BGA
Manufacturer
Lattice
Datasheet
1.LC5512MV-75FN256C.pdf
(99 pages)
Specifications of LC5512MV-45FN484C
Package
484BGA
Family Name
ispXPLDÂ 5000MV
Device System Gates
150000
Number Of Macro Cells
512
Maximum Propagation Delay Time
4.5 ns
Number Of User I/os
253
Typical Operating Supply Voltage
3.3 V
Maximum Operating Frequency
275 MHz
Number Of Product Terms Per Macro
160
Memory Type
EEPROM/SRAM
Ram Bits
262144
Operating Temperature
0 to 90 °C
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LC5512MV-45FN484C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
Programmable Slew Rate
The slew rate of outputs is carefully controlled. When outputs are configured as LVCMOS the devices support two
slew rates. This allows system noise and performance to be balanced in a design.
Programmable Bus-Maintenance
All general-purpose inputs have programmable bus maintenance circuitry. These are intended to maintain a valid
logic level into a device when driving devices go into the tri-state mode. Four options are available for users: pull-
up, pull-down, bus-keeper, or nothing.
Expanded In-System Programmability (ispXP)
The ispXPLD 5000MX family utilizes a combination of EEPROM non-volatile cells and SRAM technology to deliver
a logic solution that provides “instant-on” at power-up, a convenient single chip solution, and the capability for infi-
nite reconfiguration. A non-volatile array distributed within the device stores the device configuration. At power-up
this information is transferred in a massively parallel fashion into SRAM bits that control the operation of the device.
Figure 18 shows the different ports and modes that are used in the configuration and programming of the ispXPLD
5000MX devices.
Figure 18. ispXP Block Diagram
IEEE 1532 ISP
In-system programming of devices provides a number of significant benefits including rapid prototyping, lower
inventory levels, higher quality and the ability to make in-field modifications. All ispXPLD 5000MX devices provide
in-system programmability through their Boundary Scan Test Access Port. This capability has been implemented in
a manner that ensures that the port remains compliant to the IEEE 1532 standard. By using IEEE 1532 as the
communication interface through which ISP is achieved, customers get the benefit of a standard, well-defined inter-
face.
The IEEE1532 programming interface allows programming of either the non-volatile array or reconfiguration of the
SRAM bits.
The ispXPLD 5000MX devices can be programmed across the commercial temperature and voltage range. The
PC-based Lattice software facilitates in-system programming of ispXPLD 5000MX devices. The software takes the
JEDEC file output produced by the design implementation software, along with information about the scan chain,
and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain
via the parallel port of a PC. Alternatively, the software can output files in formats understood by common auto-
mated test equipment. This equipment can then be used to program ispXPLD 5000MX devices during the testing
of a circuit board.
Port
Mode
Memory Space
Programming
in seconds
ISP
Memory Space
ISP 1149.1 TAP Port
BACKGND
E
2
CMOS
microseconds
1532
Download in
Power-up
Refresh
20
sysCONFIG Peripheral Port
Memory Space
ispXPLD 5000MX Family Data Sheet
sysCONFIG
SRAM
Configuration
in milliseconds