EP2S30F672I4 Altera, EP2S30F672I4 Datasheet - Page 121

IC STRATIX II FPGA 30K 672-FBGA

EP2S30F672I4

Manufacturer Part Number
EP2S30F672I4
Description
IC STRATIX II FPGA 30K 672-FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S30F672I4

Number Of Logic Elements/cells
33880
Number Of Labs/clbs
1694
Total Ram Bits
1369728
Number Of I /o
500
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
672-FBGA
Family Name
Stratix II
Number Of Logic Blocks/elements
33880
# I/os (max)
500
Frequency (max)
711.24MHz
Process Technology
90nm (CMOS)
Operating Supply Voltage (typ)
1.2V
Logic Cells
33880
Ram Bits
1369728
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
672
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1899
EP2S30F672I4

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S30F672I4
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP2S30F672I4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S30F672I4
Manufacturer:
ALTERA
0
Part Number:
EP2S30F672I4N
Manufacturer:
ALTERA
Quantity:
238
Part Number:
EP2S30F672I4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S30F672I4N
Manufacturer:
XILINX
0
Part Number:
EP2S30F672I4N
Manufacturer:
ALTERA
0
Part Number:
EP2S30F672I4N
0
Altera Corporation
May 2007
FPP
AS
PS
Configuration
Table 3–5. Stratix II Configuration Features (Part 1 of 2)
Scheme
MAX II device or microprocessor and
flash device
Enhanced configuration device
Serial configuration device
MAX II device or microprocessor and
flash device
Enhanced configuration device
Download cable
f
Configuration Method
you need to support configuration input voltages of 1.8 V/1.5 V, you
should set the VCCSEL to a logic high and the V
contains the configuration inputs to 1.8 V/1.5 V.
For more information on multi-volt support, including information on
using TDO and nCEO in multi-volt systems, refer to the Stratix II
Architecture chapter in volume 1 of the Stratix II Device Handbook.
Configuration Schemes
You can load the configuration data for a Stratix II device with one of five
configuration schemes (see
application. You can use a configuration device, intelligent controller, or
the JTAG port to configure a Stratix II device. A configuration device can
automatically configure a Stratix II device at system power-up.
You can configure multiple Stratix II devices in any of the five
configuration schemes by connecting the configuration enable (nCE) and
configuration enable output (nCEO) pins on each device.
Stratix II FPGAs offer the following:
Table 3–5
configuration scheme.
(4)
Configuration data decompression to reduce configuration file
storage
Design security using configuration data encryption to protect your
designs
Remote system upgrades for remotely updating your Stratix II
designs
summarizes which configuration features can be used in each
Design Security Decompression
Table
v
v
v
v
v
(1)
3–5), chosen on the basis of the target
Stratix II Device Handbook, Volume 1
v
v
v
v
v
v
CCIO
(1)
(2)
Configuration & Testing
of the bank that
Remote System
Upgrade
v
v
v
v
v
(3)
3–7

Related parts for EP2S30F672I4