EP1AGX90EF1152I6N Altera, EP1AGX90EF1152I6N Datasheet - Page 30

• Manufacturer Part Number: EP1AGX90EF1152I6N
• Description: IC ARRIA GX FPGA 90K 1152FBGA
• Manufacturer: Altera
• Series: Arria GXr

Specifications of EP1AGX90EF1152I6N

• Number Of Logic Elements/cells: 90220
• Number Of Labs/clbs: 4511
• Total Ram Bits: 4477824
• Number Of I /o: 538
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 1152-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Other names: 544-2387

2–24
Table 2–6. Reset Signal Map to Arria GX Blocks
Calibration Block
Transceiver Clocking
Arria GX Device Handbook, Volume 1
rx_digitalreset
rx_analogreset
tx_digitalreset
gxb_powerdown
gxb_enable
Reset Signal
Table 2–6
circuitry affected by each signal.
Arria GX devices use the calibration block to calibrate OCT for the PLLs, and their
associated output buffers, and the terminating resistors on the transceivers. The
calibration block counters the effects of process, voltage, and temperature (PVT). The
calibration block references a derived voltage across an external reference resistor to
calibrate the OCT resistors on Arria GX devices. You can power down the calibration
block. However, powering down the calibration block during operations can yield
transmit and receive data errors.
This section describes the clock distribution in an Arria GX transceiver channel and
the PLD clock resource utilization by the transceiver blocks.
Transceiver Channel Clock Distribution
Each transceiver block has one transmitter PLL and four receiver PLLs.
—
—
v
v
v
—
—
v
v
v
lists the reset signals available in Arria GX devices and the transceiver
v
v
—
—
—
—
—
—
v
v
v
v
—
—
—
—
—
v
v
v
—
—
v
v
v
v
v
v
—
—
v
v
v
—
—
—
—
—
—
—
v
—
—
v
v
v
v
v
—
—
© December 2009 Altera Corporation
Chapter 2: Arria GX Architecture
v
—
—
v
v
v
v
v
—
—
v
—
—
v
v
Transceivers
v
v
v
—
—
v
v
v
—
—