AT43USB325E-AU Atmel, AT43USB325E-AU Datasheet - Page 49

• Manufacturer Part Number: AT43USB325E-AU
• Description: IC USB KEYBOARD CTRLR 64LQFP
• Manufacturer: Atmel
• Series: AVR®r

Specifications of AT43USB325E-AU

• Applications: Keyboard Controller
• Core Processor: AVR
• Program Memory Type: SRAM (16 kB)
• Controller Series: AT43USB
• Ram Size: 512 x 8
• Interface: SPI, 3-Wire Serial
• Number Of I /o: 42
• Voltage - Supply: 4.4 V ~ 5.25 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 64-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

6.4.3
3355C–USB–4/05
Timer/Counter1 – TCNT1H and TCNT1L
Table 6-4.
The Stop condition provides a Timer Enable/Disable function. The CK down divided modes are
scaled directly from the 12 MHz system clock. If the external pin modes are used for
Timer/Counter1, transitions on PB1/(T1) will clock the counter even if the pin is configured as an
output. This feature can give the user SW control of the counting.
This 16-bit register contains the prescaled value of the 16-bit Timer/Counter1. To ensure that
both the high and low bytes are read and written simultaneously when the CPU accesses these
registers, the access is performed using an 8-bit temporary register (TEMP). This temporary reg-
ister is also used when accessing OCR1A, OCR1B and ICR1. If the main program and also
interrupt routines perform access to registers using TEMP, interrupts must be disabled during
access from the main program and from interrupt routines if interrupts are allowed from within
interrupt routines.
• TCNT1 Timer/Counter1 Write:
When the CPU writes to the high byte TCNT1H, the written data is placed in the TEMP register.
Next, when the CPU writes the low byte TCNT1L, this byte of data is combined with the byte
data in the TEMP register, and all 16 bits are written to the TCNT1 Timer/Counter1 register
simultaneously. Consequently, the high byte TCNT1H must be accessed first for a full 16-bit reg-
ister write operation.
• TCNT1 Timer/Counter1 Read:
When the CPU reads the low byte TCNT1L, the data of the low byte TCNT1L is sent to the CPU
and the data of the high byte TCNT1H is placed in the TEMP register. When the CPU reads the
data in the high byte TCNT1H, the CPU receives the data in the TEMP register. Consequently,
the low byte TCNT1L must be accessed first for a full 16-bit register read operation.
The Timer/Counter1 is realized as an up or up/down (in PWM mode) counter with read and write
access. If Timer/Counter1 is written to and a clock source is selected, the Timer/Counter1 con-
tinues counting in the timer clock cycle after it is preset with the written value.
Initial Value
Read/Write
$2D ($4D)
$2C ($4C)
CS12
Bit
1
1
1
MSB
Clock 1 Prescale Select (Continued)
R/W
R/W
15
–
7
0
0
CS11
0
1
1
R/W
R/W
14
–
–
6
0
0
CS10
R/W
R/W
13
–
–
5
0
0
1
0
1
R/W
R/W
12
–
–
4
0
0
Description
CK/1024
External Pin T1, falling edge
External Pin T1, rising edge
R/W
R/W
11
–
–
3
0
0
R/W
R/W
10
–
–
2
0
0
AT43USB325
R/W
R/W
9
–
–
1
0
0
LSB
R/W
R/W
8
–
0
0
0
TCNT1H
TCNT1L
49