CY7C68013-56PVXC Cypress Semiconductor Corp, CY7C68013-56PVXC Datasheet - Page 39

IC MCU USB PERIPH HI SPD 56SSOP

CY7C68013-56PVXC

Manufacturer Part Number
CY7C68013-56PVXC
Description
IC MCU USB PERIPH HI SPD 56SSOP
Manufacturer
Cypress Semiconductor Corp
Series
EZ-USB FX2LP™r
Datasheet

Specifications of CY7C68013-56PVXC

Applications
USB Microcontroller
Core Processor
8051
Program Memory Type
ROMless
Controller Series
CY7C680xx
Ram Size
16K x 8
Interface
I²C, USB, USART
Number Of I /o
24
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
56-SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
428-1623

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C68013-56PVXC
Manufacturer:
CY
Quantity:
5 530
Part Number:
CY7C68013-56PVXC
Manufacturer:
CY
Quantity:
6 100
Part Number:
CY7C68013-56PVXC
Manufacturer:
SAM
Quantity:
2 000
Part Number:
CY7C68013-56PVXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
9.3
Table 9-2. Data Memory Read Parameters
Document #: 38-08012 Rev. *C
t
t
t
t
t
t
t
t
Note:
12. t
CL
AV
STBL
STBH
SCSL
SOEL
DSU
DH
Parameter
t
t
t
t
ACC2
ACC2
ACC2
ACC3
ACC3
CLKOUT
Data Memory Read
CLKOUT
(24 MHz) = 3*t
(48 MHz) = 3*t
(24 MHz) = 5*t
(48 MHz) = 5*t
and t
ACC3
A[15..0]
A[15..0]
[10]
D[7..0]
D[7..0]
are computed from the above parameters as follows:
[10]
OE#
RD#
RD#
CS#
CS#
1/CLKOUT Frequency
Delay from Clock to Valid Address
Clock to RD LOW
Clock to RD HIGH
Clock to CS LOW
Clock to OE LOW
Data Set-up to Clock
Data Hold Time
CL
CL
CL
CL
– t
– t
– t
– t
AV
AV
AV
AV
–t
– t
–t
– t
DSU
DSU
t
DSU
DSU
t
AV
AV
t
t
CL
CL
= 106 ns
= 190 ns
= 43 ns
= 86 ns.
Description
Figure 9-2. Data Memory Read Timing Diagram
t
STBL
t
t
ACC1
SCSL
t
SOEL
[12]
Stretch = 0
Stretch = 1
t
data in
DSU
t
ACC1
[12]
Min.
9.6
t
0
STBH
t
DH
20.83
41.66
Typ.
83.2
t
AV
t
data in
DSU
Max.
10.7
11.1
13
11
11
t
DH
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
CY7C68013
Page 39 of 52
48 MHz
24 MHz
12 MHz
Notes

Related parts for CY7C68013-56PVXC