STPCI2GDYI STMicroelectronics, STPCI2GDYI Datasheet - Page 26

• Manufacturer Part Number: STPCI2GDYI
• Description: IC SYSTEM-ON-CHIP X86 516-PBGA
• Manufacturer: STMicroelectronics

Specifications of STPCI2GDYI

• Applications: Graphics Controller
• Core Processor: x86
• Controller Series: STPC® Atlas
• Interface: UART
• Number Of I /o: 16
• Voltage - Supply: 2.45 V ~ 2.7 V
• Operating Temperature: -40°C ~ 115°C
• Mounting Type: Surface Mount
• Package / Case: 516-PBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Program Memory Type: -
• Ram Size: -
• Lead Free Status / Rohs Status: Compliant

STPC® ATLAS
VSYNC Vertical Synchronisation Pulse. This is the
vertical synchronization signal from the VGA
controller.
HSYNC Horizontal Synchronisation Pulse. This is
the horizontal synchronization signal from the
VGA controller.
VREF_DAC DAC Voltage reference. This pin is an
input driving the digital to analog converters. This
allows an external voltage reference source to be
used.
RSET Resistor Current Set. This is the reference
current input to the RAMDAC. Used to set the full-
scale output of the RAMDAC.
COMP Compensation. This is the RAMDAC
compensation pin. Normally, an external capacitor
(typically 10nF) is connected between this pin and
V
DDC[1:0] Direct Data Channel Serial Link. These
bidirectional pins are connected to CRTC register
3Fh to implement DDC capabilities. They conform
to I
collector output drivers which are internally
connected to V
They can instead be used for accessing I²C
devices on board. DDC1 and DDC0 correspond to
SCL and SDA respectively.
2.2.10. VIDEO INTERFACE
VCLK Pixel Clock Input.This signal is used to
synchronise data being transferred from an
external video device to either the frame buffer, or
alternatively out the TV output in bypass mode.
This pin can be sourced from STPC if no external
VCLK is detected, or can be input from an external
video clock source.
VIN[7:0] YUV Video Data Input ITU-R 601 or 656.
Time
chrominance data as defined in ITU-R Rec601-2
and Rec656 (except for TTL input levels). This bus
typically carries a stream of Cb,Y,Cr,Y digital video
at VCLK frequency, clocked on the rising edge (by
default) of VCLK.
VCS Line synchronisation Input. This is the
horizontal synchronisation of the incomming
CCIR601 video.
The signal is synchronous to rising edge of VCLK.
ODD_EVEN Frame Synchronisation Output. This
is the vertical synchronisation of the incomming
CCIR601 video.
The signal is synchronous to rising edge of VCLK.
The default polarity for this pin is:
26/108
1
DD
2
C electrical specifications, they have open-
to damp oscillations.
multiplexed
DD
through pull-up resistors.
4:2:2
luminance
and
- odd (not-top) field: LOW level
- even (bottom) field: HIGH level
2.2.11. TFT INTERFACE SIGNALS
The TFT (Thin Film Transistor) interface converts
signals from the CRT controller into control signals
for an external TFT Flat Panel. The signals are
listed below.
TFTFRAME, Vertical Sync. pulse Output.
TFTLINE, Horizontal Sync. Pulse Output.
TFTDE, Data Enable.
TFTR5-0, Red Output.
TFTG5-0, Green Output.
TFTB5-0, Blue Output.
TFTENVDD, Enable VDD of Flat Panel.
TFTENVCC, Enable VCC of Flat Panel.
PWM PWM Back-Light Control. This PWM is
clocked by the PCI clock.
TFTDCLK, Dot clock for the Flat Panel.
2.2.12. USB INTERFACE
OC OVER CURRENT DETECT This signal is
used to monitor the status of the USB power
supply lines of both devices. USB port are
disabled when OC signal is asserted.
USBDPL0, USBDMNS0 UNIVERSAL SERIAL
BUS DATA 0 This signal pair comprises the
differential data signal for USB port 0.
USBDPL1, USBDMNS1 UNIVERSAL SERIAL
BUS PORT 1 This signal pair comprises the
differential data signal for USB port 1.
POWERON USB power supply lines
2.2.13. SERIAL INTERFACE
RXD0, RXD1 Serial Input. Data is clocked in using
RCLK/16.
TXD0, TXD1 Serial Output. Data is clocked out
using TCLK/16 (TCLK=BAUD#).
DCD0#, DCD1# Input Data carrier detect.
RI0#, RI1# Input Ring indicator.
DSR0#, DSR1# Input Data set ready.