EZ80190AZ050EG Zilog, EZ80190AZ050EG Datasheet - Page 157

IC WEBSERVER 50MHZ XTEMP 100LQFP

EZ80190AZ050EG

Manufacturer Part Number
EZ80190AZ050EG
Description
IC WEBSERVER 50MHZ XTEMP 100LQFP
Manufacturer
Zilog
Datasheet

Specifications of EZ80190AZ050EG

Processor Type
eZ80
Features
High Speed, Single-Cycle Instruction-Fetch
Speed
50MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
100-LQFP
Processor Series
EZ80190x
Core
eZ80
Data Bus Width
8 bit
Program Memory Type
ROMLess
Data Ram Size
8 KB
Interface Type
I2C, IrDA, SPI, UART
Maximum Clock Frequency
50 MHz
Number Of Programmable I/os
32
Number Of Timers
6
Operating Supply Voltage
3 V to 3.6 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-3865
EZ80190AZ050EG

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EZ80190AZ050EG
Manufacturer:
TYCO
Quantity:
120
Part Number:
EZ80190AZ050EG
Manufacturer:
Zilog
Quantity:
70
Part Number:
EZ80190AZ050EG
Manufacturer:
Zilog
Quantity:
10 000
Zilog Debug Interface
ZDI Overview
PS006614-1208
The Zilog Debug Interface (ZDI) provides a built-in debugging interface to the eZ80
CPU. ZDI provides basic in-circuit emulation features such as:
The above features are built into the silicon. Control is provided via a two-wire interface
that is connected to the ZPAK II emulator.
get board, ZPAK II, and the host PC running Zilog Developer Studio. For more informa-
tion on ZPAK II and ZDS II, refer to www.zilog.com.
Developer
The ZDI block for the eZ80190 device provides increased functionality from previous ver-
sions. ZDI allows reading and writing of most of the internal registers without disturbing
the state of the machine. New features allow READs and writes to memory to occur as fast
Studio II
Zilog
Examining and modifying internal registers
Examining and modifying memory
Starting and stopping the user program
Setting program and data break points
Single-stepping the user program
Executing user-supplied instructions
Debugging the final product with the inclusion of one small connector
Downloading code into SRAM
C source-level debugging using Zilog Developer Studio II (ZDS II)
Emulator
ZPAK II
Figure 26. Typical ZDI Debug Setup
Figure 26
C
o
n
n
e
c
o
r
t
displays a typical setup using a a tar-
User’s Target Boa
Product Specification
eZ80
190
®
Zilog Debug Interface
eZ80190
®
147

Related parts for EZ80190AZ050EG