MMA8205EGR2 Freescale Semiconductor, MMA8205EGR2 Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MMA8205EGR2
Manufacturer Part Number
MMA8205EGR2
Description
Board Mount Accelerometers X- AXIS 50G SOIC 16
Manufacturer
Freescale Semiconductor
Series
MMA82r
Datasheet
1.MMA8104EGR2.pdf
(47 pages)
Specifications of MMA8205EGR2
Sensing Axis
X
Acceleration
50 g
Sensitivity
8.02 mV/g
Package / Case
SOIC-16
Axis
X or Y
Acceleration Range
±50g
Voltage - Supply
6.3 V ~ 30 V
Output Type
Digital
Bandwidth
-
Interface
SPI
Mounting Type
Surface Mount
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Sensors
Freescale Semiconductor
4.5.2
The initialization command conforms to the description provided in Section 6.2.1 of the DSI Bus Standard, Version 2.0. At power-
up the device is fully compliant with the DSI 1.1 protocol. The initialization command must be transmitted as a DSI 1.1 compliant
long command structure. Features of the DSI 2.0 protocol can not be accessed until a valid DSI 1.1 compliant initialization
sequence is performed and the enhanced mode format registers are properly configured.
Figure 4-1
of a DSI Initialization command. Initialization commands are recognized only at BUSIN. The BUSOUT node is tested for a bus
short to battery high voltage condition, and the Bus Fault (BF) flag set if an error condition is detected. If no bus fault condition is
detected and the BS bit is set in the command structure, the bus switch will be closed. If the BS bit is set, the DSI bus voltage
level is disregarded for approximately 180 μs following initialization to allow the hold capacitor on a downstream slave to charge.
If the device has been pre-programmed, PA3 - PA0 and A3 - A0 must match the pre-programmed address. If no device address
has been previously programmed into the OTP array, PA3 - PA0 contain the device address, while A3 - A0 must be zero. If any
addressing condition is not met, the device address is not assigned, the bus switch will remain open and the device will not
respond to the Initialization command.
In the response, bits D15 - D12 and D3 - D0 will contain the device address. If the device was unprogrammed when the
initialization command was issued, the device address is assigned as the command executes. Both fields will contain the value
PA3 - PA0 to indicate successful device address assignment.
Initialization or reverse initialization commands which attempt to assign device address zero are ignored.
D15
NV
A3
D7
D14
D6
BS
A2
Initialization Command
illustrates the sequence of operations performed following negation of internal Power-On Reset (POR) and execution
D13
A1
D5
B1
D12
A0
D4
B0
Data
PA3
D11
D3
0
PA2
D10
D2
0
Table 4-6 Initialization Command Response
Table 4-5 Initialization Command Structure
PA1
D1
D9
0
PA0
D0
D8
BF
Data
NV
A3
A3
D7
A2
A2
D6
BS
Address
D5
A1
A1
B1
A0
A0
D4
B0
C3
D3
A3
0
C2
Command
D2
A2
0
C1
D1
A1
0
C0
D0
A0
0
MMA81XXEG
4 bits
CRC
4 bits
CRC
19