LAN9311-NU SMSC, LAN9311-NU Datasheet - Page 180

IC ETHER SW 2PRT 16BIT 128-VTQFP

LAN9311-NU

Manufacturer Part Number
LAN9311-NU
Description
IC ETHER SW 2PRT 16BIT 128-VTQFP
Manufacturer
SMSC
Type
Two Port Managed Ethernet Switchr
Datasheets

Specifications of LAN9311-NU

Controller Type
Ethernet Switch Controller
Interface
Serial EEPROM
Voltage - Supply
3.3V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
128-TQFP, 128-VQFP
Product
Ethernet Switches
Number Of Transceivers
1
Standard Supported
802.3, 802.3u
Data Rate
10 MB, 100 MB
Supply Voltage (max)
3.3 V
Supply Voltage (min)
0 V
Maximum Operating Temperature
+ 70 C
Ethernet Connection Type
10 Base-T, 100 Base-TX
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
For Use With
638-1076 - EVALUATION BOARD LAN9311-NU
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
638-1075

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9311-NU
Manufacturer:
CINCERA
Quantity:
3 023
Part Number:
LAN9311-NU
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LAN9311-NU
Manufacturer:
SMSC
Quantity:
20 000
Revision 1.7 (06-29-10)
14.2.1.4
31:24
23:16
BITS
15:8
7:0
TX Data Available Level
The value in this field sets the level, in number of 64 Byte blocks, at which
the
TX Data FIFO free space is greater than this value, a
Available Interrupt (TDFA)
(INT_STS).
TX Status Level
The value in this field sets the level, in number of DWORD’s, at which the
TX Status FIFO Level Interrupt (TSFL)
Status FIFO used space is greater than this value, a
Interrupt (TSFL)
(INT_STS).
RESERVED - This field must be written with 00h for proper operation.
RX Status Level
The value in this field sets the level, in number of DWORD’s, at which the
RX Status FIFO Level Interrupt (RSFL)
Status FIFO used space is greater than this value, a
Interrupt (RSFL)
(INT_STS).
FIFO Level Interrupt Register (FIFO_INT)
This read/write register configures the limits where the RX/TX Data and Status FIFO’s will generate
system interrupts.
TX Data FIFO Available Interrupt (TDFA)
Offset:
will be generated in the
will be generated in the
will be generated in the
068h
DESCRIPTION
DATASHEET
will be generated. When the TX
will be generated. When the RX
Interrupt Status Register
Interrupt Status Register
180
will be generated. When the
Two Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface
Size:
Interrupt Status Register
RX Status FIFO Level
TX Status FIFO Level
TX Data FIFO
32 bits
TYPE
R/W
R/W
R/W
R/W
SMSC LAN9311/LAN9311i
DEFAULT
48h
00h
00h
00h
Datasheet

Related parts for LAN9311-NU