LAN9311-NU SMSC, LAN9311-NU Datasheet - Page 381

IC ETHER SW 2PRT 16BIT 128-VTQFP

LAN9311-NU

Manufacturer Part Number
LAN9311-NU
Description
IC ETHER SW 2PRT 16BIT 128-VTQFP
Manufacturer
SMSC
Type
Two Port Managed Ethernet Switchr
Datasheets

Specifications of LAN9311-NU

Controller Type
Ethernet Switch Controller
Interface
Serial EEPROM
Voltage - Supply
3.3V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
128-TQFP, 128-VQFP
Product
Ethernet Switches
Number Of Transceivers
1
Standard Supported
802.3, 802.3u
Data Rate
10 MB, 100 MB
Supply Voltage (max)
3.3 V
Supply Voltage (min)
0 V
Maximum Operating Temperature
+ 70 C
Ethernet Connection Type
10 Base-T, 100 Base-TX
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
For Use With
638-1076 - EVALUATION BOARD LAN9311-NU
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
638-1075

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9311-NU
Manufacturer:
CINCERA
Quantity:
3 023
Part Number:
LAN9311-NU
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LAN9311-NU
Manufacturer:
SMSC
Quantity:
20 000
Two Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface
Datasheet
SMSC LAN9311/LAN9311i
14.5.3.12
BITS
31:8
5:0
7
6
RESERVED
DIFFSERV Table RnW
This bit specifies a read(1) or a write(0) command.
RESERVED
DIFFSERV Table Index
This field specifies the ToS/CS entry that is accessed.
Switch Engine DIFFSERV Table Command Register (SWE_DIFFSERV_TBL_CFG)
This register is used to read and write the DIFFSERV table. A write to this address performs the
specified access. This table is used to map the received IP ToS/CS to a priority.
For a read access, the Operation Pending bit in the
Register (SWE_DIFFSERV_TBL_CMD_STS)
Engine DIFFSERV Table Read Data Register (SWE_DIFFSERV_TBL_RD_DATA)
F o r a w r i t e a c c e s s , t h e
(SWE_DIFFSERV_TBL_WR_DATA)
Switch Engine DIFFSERV Table Command Status Register (SWE_DIFFSERV_TBL_CMD_STS)
indicates when the command is finished.
Register #:
1811h
DESCRIPTION
S w i t c h E n g i n e D I F F S E R V Ta b l e W r i t e D a t a R e g i s t e r
DATASHEET
register should be written first. The Operation Pending bit in the
381
indicates when the command is finished. The
Size:
Switch Engine DIFFSERV Table Command Status
32 bits
TYPE
R/W
R/W
RO
RO
Revision 1.7 (06-29-10)
can then be read.
DEFAULT
0b
0h
-
-
Switch

Related parts for LAN9311-NU