PIC18F46K80-I/ML Microchip Technology Inc., PIC18F46K80-I/ML Datasheet - Page 477

no-image

PIC18F46K80-I/ML

Manufacturer Part Number
PIC18F46K80-I/ML
Description
44 QFN 8X8X0.9MM TUBE, ECAN, 64KB FLASH, 4KB RAM, 16 MIPS, 12-BIT ADC, CTMU
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC18F46K80-I/ML

A/d Inputs
11-Channel, 12-Bit
Comparators
2
Cpu Speed
16 MIPS
Eeprom Memory
1K Bytes
Input Output
35
Interface
I2C/SPI/UART/USART
Memory Type
Flash
Number Of Bits
8
Package Type
44-pin QFN
Programmable Memory
64K Bytes
Ram Size
3.6K Bytes
Speed
64 MHz
Temperature Range
–40 to 125 °C
Timers
2-8-bit, 3-16-bit
Voltage, Range
1.8-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device
28.2.1
Register 28-15
readable and writable register which contains a control
bit that allows software to override the WDT Enable
Configuration bit, but only if the Configuration bit has
disabled the WDT.
REGISTER 28-15: WDTCON: WATCHDOG TIMER CONTROL REGISTER
TABLE 28-2:
 2011 Microchip Technology Inc.
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Note 1:
RCON
WDTCON
Legend: — = unimplemented, read as ‘ 0 ’. Shaded cells are not used by the Watchdog Timer.
REGSLP
Name
R/W-0
2:
3:
(3)
This bit has no effect if the Configuration bits, WDTEN<1:0>, are enabled.
This bit is available only when RETEN = 0 .
This bit is disabled on PIC18LF devices.
CONTROL REGISTER
shows the WDTCON register. This is a
REGSLP: Regulator Voltage Sleep Enable bit
1 = Regulator goes into Low-Power mode when device’s Sleep mode is enabled
0 = Regulator stays in normal mode when device’s Sleep mode is activated
Unimplemented : Read as ‘ 0 ’
ULPLVL: Ultra Low-Power Wake-up Output bit
Not valid unless ULPEN = 1 .
1 = Voltage on RA0 pin > ~ 0.5V
0 = Voltage on RA0 pin < ~ 0.5V.
SRETEN: Regulator Voltage Sleep Disable bit
1 = If RETEN (CONFIG1L<0>) = 0 and the regulator is enabled, the device goes into Ultra Low-Power
0 = The regulator is on when device’s Sleep mode is enabled and the Low-Power mode is controlled
Unimplemented : Read as ‘ 0 ’
ULPEN: Ultra Low-Power Wake-up Module Enable bit
1 = Ultra low-power wake-up module is enabled; ULPLVL bit indicates comparator output
0 = Ultra low-power wake-up module is disabled
ULPSINK: Ultra Low-Power Wake-up Current Sink Enable bit
Not valid unless ULPEN = 1 .
1 = Ultra low-power wake-up current sink is enabled
0 = Ultra low-power wake-up current sink is disabled
SWDTEN: Software Controlled Watchdog Timer Enable bit
1 = Watchdog Timer is on
0 = Watchdog Timer is off
REGSLP
SUMMARY OF WATCHDOG TIMER REGISTERS
IPEN
Bit 7
mode in Sleep
by REGSLP
U-0
SBOREN
W = Writable bit
‘1’ = Bit is set
Bit 6
ULPLVL
R-x
ULPLVL
Bit 5
CM
SRETEN
R/W-0
Preliminary
SRETEN
(2)
Bit 4
RI
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
PIC18F66K80 FAMILY
(3)
(2)
U-0
Bit 3
TO
(1)
ULPEN
R/W-x
ULPEN
Bit 2
PD
x = Bit is unknown
ULPSINK
R/W-x
ULPSINK
Bit 1
POR
DS39977C-page 477
SWDTEN
SWDTEN
R/W-0
Bit 0
BOR
bit 0
(1)

Related parts for PIC18F46K80-I/ML