PIC18F46K80-I/P Microchip Technology Inc., PIC18F46K80-I/P Datasheet - Page 258

no-image

PIC18F46K80-I/P

Manufacturer Part Number
PIC18F46K80-I/P
Description
40 PDIP .600IN TUBE, ECAN, 64KB FLASH, 4KB RAM, 16 MIPS, 12-BIT ADC, CTMU
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC18F46K80-I/P

A/d Inputs
11-Channel, 12-Bit
Comparators
2
Cpu Speed
16 MIPS
Eeprom Memory
1K Bytes
Input Output
35
Interface
I2C/SPI/UART/USART
Memory Type
Flash
Number Of Bits
8
Package Type
44-pin PDIP
Programmable Memory
64K Bytes
Ram Size
3.6K Bytes
Speed
64 MHz
Temperature Range
–40 to 125 °C
Timers
2-8-bit, 3-16-bit
Voltage, Range
1.8-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F46K80-I/PT
Manufacturer:
BROADCOM
Quantity:
101
Part Number:
PIC18F46K80-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18F46K80-I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F46K80-I/PT
0
PIC18F66K80 FAMILY
18.10 Operation During Sleep/Idle Modes
18.10.1
When the device enters any Sleep mode, the CTMU
module current source is always disabled. If the CTMU
is performing an operation that depends on the current
source when Sleep mode is invoked, the operation may
not
measurements may return erroneous values.
18.10.2
The behavior of the CTMU in Idle mode is determined
by the CTMUSIDL bit (CTMUCONH<5>). If CTMUSIDL
is cleared, the module will continue to operate in Idle
mode. If CTMUSIDL is set, the module’s current source
is disabled when the device enters Idle mode. In this
TABLE 18-1:
DS39977C-page 258
CTMUCONH CTMUEN
CTMUCONL EDG2POL EDG2SEL1 EDG2SEL0 EDG1POL EDG1SEL1 EDG1SEL0 EDG2STAT EDG1STAT
CTMUICON
PIR3
PIE3
IPR3
PADCFG1
Legend: — = unimplemented, read as ‘ 0 ’. Shaded cells are not used during ECCP operation.
Name
terminate
SLEEP MODE
IDLE MODE
ITRIM5
RDPU
correctly.
Bit 7
REGISTERS ASSOCIATED WITH CTMU MODULE
Capacitance
ITRIM4
REPU
Bit 6
CTMUSIDL
ITRIM3
RC2IE
RC2IP
RC2IF
RFPU
Bit 5
and
time
Preliminary
ITRIM2
RGPU
TGEN
TX2IF
TX2IE
TX2IP
Bit 4
case, if the module is performing an operation when
Idle mode is invoked, the results will be similar to those
with Sleep mode.
18.11 Effects of a Reset on CTMU
Upon Reset, all registers of the CTMU are cleared. This
disables the CTMU module, turns off its current source
and returns all configuration options to their default set-
tings. The module needs to be re-initialized following
any Reset.
If the CTMU is in the process of taking a measurement
at the time of Reset, the measurement will be lost. A
partial charge may exist on the circuit that was being
measured, which should be properly discharged before
the CTMU makes subsequent attempts to make a
measurement. The circuit is discharged by setting and
clearing the IDISSEN bit (CTMUCONH<1>) while the
A/D Converter is connected to the appropriate channel.
CTMUIF
CTMUIE
CTMUIP
EDGEN
ITRIM1
Bit 3
EDGSEQEN
CCP2IE
CCP2IP
CCP2IF
ITRIM0
Bit 2
 2011 Microchip Technology Inc.
IDISSEN
CCP1IF
CCP1IE
CCP1IP
IRNG1
Bit 1
CTMUDS
CTTRIG
IRNG0
Bit 0

Related parts for PIC18F46K80-I/P