PEB3086HV14XP Infineon Technologies, PEB3086HV14XP Datasheet - Page 115

no-image

PEB3086HV14XP

Manufacturer Part Number
PEB3086HV14XP
Description
Manufacturer
Infineon Technologies
Datasheet

Specifications of PEB3086HV14XP

Control Interface
HDLC
Lead Free Status / Rohs Status
Compliant
MX/MR Treatment in Error Case
In the master mode the MX/MR bits are under control of the microcontroller through MXC
or MRC, respectively. An abort is indicated by an MAB interrupt or MER interrupt,
respectively.
In the slave mode the MX/MR bits are under control of the device. An abort is always
indicated by setting the MX/MR bit inactive for two or more IOM-2 frames. The controller
must react with EOM.
Figure 60
an example for an abort requested by the transmitter and
for a successful transmission.
Figure 60
Figure 61
Data Sheet
shows an example for an abort requested by the receiver,
IOM -2 Frame No.
MR (DU)
MX (DD)
IOM -2 Frame No.
MX (DU)
MR (DD)
Monitor Channel, Transmission Abort requested by the Receiver
Monitor Channel, Transmission Abort requested by the Transmitter
1
0
1
0
1
0
1
0
1
1
2
2
Abort Request from Transmitter
Abort Request from Receiver
115
3
3
4
4
Description of Functional Blocks
Figure 62
5
5
EOM
EOM
6
6
mon_rec-abort.vsd
mon_tx-abort.vsd
shows an example
Figure 61
7
7
PEB 3086
2003-01-30
ISAC-SX
shows

Related parts for PEB3086HV14XP