PEF24911HV22XP Lantiq, PEF24911HV22XP Datasheet - Page 49
![](/photos/31/31/313132/64pin_mqfp_sml.jpg)
PEF24911HV22XP
Manufacturer Part Number
PEF24911HV22XP
Description
Manufacturer
Lantiq
Datasheet
1.PEF24911HV22XP.pdf
(155 pages)
Specifications of PEF24911HV22XP
Control Interface
HDLC
Lead Free Status / Rohs Status
Supplier Unconfirmed
- Current page: 49 of 155
- Download datasheet (3Mb)
• by the same verification mode (MFILT.M4= ’1XX’) as selected for the issue of a MON-
The user has the choice to program one of the following two options for filtering the M5
and M6 bits changes except FEBE or CRC bits:
• Same validation algorithm as programmed for M4 bits (MFILT.M56= ’X0’ = default
• On Change (MFILT.M56= ’X1’)
Note: The issue of the corresponding Monitor messages is delayed for 12 ms (= U-
Filter Setting via Pin AUTO and Pin CRCON
Once after a pin reset, the settings of both AUTO and CRCON pins are evaluated and
the MFILT register is preset as follows. The setting of pin AUTO determines the
operational mode of the Embedded Operations Channel:
• Pin AUTO set to ’1’ selects automode for all line ports and corresponds to the following
• Pin AUTO set to ’0’ selects transparent mode for all line ports and corresponds to the
Via pin CRCON the CRC filter mode for the overhead bits can be activated or
deactivated (See
• Pin CRCON set to ’1’ enables the CRC mode for all line ports and corresponds to the
• Pin CRCON set to ’0’ disables the CRC mode for all line ports and corresponds to the
Note that the pin setting is only evaluated once after pin reset. This fact allows to
reprogram the verification modes later on by a MON-12 command. The MFILT register
setting is evaluated each time the U-transceiver enters the DEACTIVATED state.
Figure 19
of the Maintenance channel .
Data Sheet
2 message.
setting)
Note that unlike the M4 bits the M56 bits are not included in the CRC!
register setting of MFILT = xxxx x100.
following register setting of MFILT = xxxx x001.
following register setting of MFILT = 0011 0xxx.
following register setting of MFILT = 0000 0xxx.
superframe) if received M-bits are CRC covered. This way the M-bit data is
checked with the actual CRC sum which is received one U-superframe later.
summarizes the various filtering options that are provided for the several bits
Table
7):
39
Functional Description
PEF 24911
2001-07-16
Related parts for PEF24911HV22XP
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![PEB22811H-V13X](/images/manufacturer_photos/0/3/379/lantiq_tmb.jpg)
Part Number:
Description:
Manufacturer:
Lantiq
Datasheet:
![ADM6996L-AA-T-1](/images/manufacturer_photos/0/3/379/lantiq_tmb.jpg)
Part Number:
Description:
Manufacturer:
Lantiq
Datasheet:
![PEF22810T-V21TR](/images/manufacturer_photos/0/3/379/lantiq_tmb.jpg)
Part Number:
Description:
Manufacturer:
Lantiq
Datasheet: