AMIS49587C5871RG ON Semiconductor, AMIS49587C5871RG Datasheet - Page 28

• Manufacturer Part Number: AMIS49587C5871RG
• Description: IC MODEM PLC 50/60MHZ 28PLCC
• Manufacturer: ON Semiconductor

Specifications of AMIS49587C5871RG

• Baud Rates: Selectable
• Interface: SCI
• Voltage - Supply: 3 V ~ 3.6 V
• Mounting Type: Surface Mount
• Package / Case: 28-PLCC
• Number Of Transmitters: 1
• Power Supply Requirement: Single
• Package Type: PLCC
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 28
• Operating Temperature (max): 70C
• Dual Supply Voltage (typ): Not RequiredV
• Dual Supply Voltage (max): Not RequiredV
• Dual Supply Voltage (min): Not RequiredV
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Data Format: -
• Lead Free Status / Rohs Status: Compliant

Table 32. GENERAL DESCRIPTION OF WRITECONFIGNEW_REQUEST
Mac−group−addresses
Fs
Fm
R_ZC_ADJUST
NbAlarm
R_ALC_CTRL→Value
Max_Transmistting_Gain→Value
R_ALC_CTRL→Value
Max_Transmistting_Gain→Mode
R_CONF_TX_DATA_PRE_SLOT_SEL
Pad
R_CONF→MODE
R_CONF→BAUDRATE
R_CONF→MAINS_FREQ
Pad
Search method
SINC Filter
SYNCHRO−Type→Mode
SYNCHRO−Bit→Value
SYNCHRO−Bit→Mode
SearchInitiatorGain or
Min−ReceivingGain Mode
Search Initiator Gain or
Min−Receiving Gain
Max−Receiving−Gain→Value
Max−Receiving−Gain→Mode
Time out Inter Character TIC
Bad CRC transmitting
Pad correcting
Field
(b7 to b4)
(b3 to b1)
(b5 to b3)
(b3 to b1)
(b6 to b4)
1 bit (b0)
1 bit (b7)
1 bit (b6)
1 bit (b7)
1 bit (b5)
1 bit (b4)
1 bit (b0)
1 bit (b7)
(b3to b1)
1 bit (b0)
1 bit (b7)
1 bit (b6)
1 bit (b5)
10 bytes
Length
(b6, b5)
2 bytes
2 bytes
(b2,b1)
1 byte
4 bits
3 bits
3 bits
2 bits
2 bits
3 bits
3 bits
3 bits
1 bit
(b0)
http://onsemi.com
0000 to 0FFF
0000 to FFFF
0000 to FFFF
00 to FF
Value
XXXX
0000
XXX
XXX
XXX
XXX
001
010
011
00
01
10
11
X
28
0
1
0
1
0
0
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Slave: 5 MAC group addresses (Not used in Master
mode)
Step Register for the Space Frequency Fs
Step Register for the Mark Frequency Fm
Value according to the voltage level of the 50 Hz
information for the input of the PLL.
Number of repetitions of a Phy Alarm
Disable Phy Alarm functionality
Attenuation value in fixed mode
Automatic level control
Fixed mode
The output pin is the PRE_SLOT signal or Mode =
Master
The output pin is the transmitted DATA (for.Radio)
This bit is not used (adjust length at 1 byte)
Master mode for client station
Slave mode for server station
Monitor mode to spy and test of the DLC
communication
300 baud @ 50 Hz or 360 baud @ 60 Hz
600 baud @ 50 Hz or 720 baud @ 60 Hz
1200 baud @ 50 Hz or 1440 baud @ 60 Hz
2400 baud @ 50 Hz or 2880 baud @ 60 Hz
mains frequency = 50 Hz
mains frequency = 60 Hz
This bit is not used (adjust length at 1 byte)
Method V6
Method V3
Disabled (1111)
Enabled (1331)
Must be set to 0 (Synchronization on sub−frame
preamble)
Synchro−bit value (in chip clock) in fixed mode
Must be set to 1 (Fixed synchro bit)
0 Search Initiator Gain selected
1 Min Receiving Gain selected
Value of the gain for Intelligent Synchronization
or Min Receiving Value
Min Gain of reception = (value * 6 db)
Max Receiving gain value in limited mode
Range of reception = (value * 6 db)
Non limited Max−Receiving−Gain
Limited Max−Receiving−Gain
Constant of 10 ms
5 characters depending on communication speed
Disables the transmitting of bad CRC frames
Enables the transmitting of bad CRC frames
Enables the Pad correcting
Disables the Pad correcting
Description