CC-W9M-NA37-XE Digi International, CC-W9M-NA37-XE Datasheet - Page 18

• Manufacturer Part Number: CC-W9M-NA37-XE
• Description: MOD WI-9M 64MB SDRAM 128MB FLASH
• Manufacturer: Digi International
• Series: -r

Specifications of CC-W9M-NA37-XE

• Module/board Type: Core Module
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• For Use With/related Products: Networking

www.digiembedded.com
NORMAL mode
IDLE mode
STOP mode
SLEEP mode
In General Clock Gating mode, the On/Off clock gating of the individual clock
source of each IP block is performed by controlling each corresponding clock source
enable bit. The Clock Gating is applied instantly whenever the corresponding bit is
changed.
In IDLE mode, the clock to the CPU core is stopped. The IDLE mode is activated just
after the execution of the STORE instruction that enables the IDLE Mode bit. The
IDLE Mode bit should be cleared after wake-up from IDLE state.
All clocks are stopped for minimum power consumption. Therefore, the PLL and
oscillator circuits are also stopped (oscillator circuit is controlled by PWRCFG
register). The STOP mode is activated after the execution of the STORE instruction
that enables the STOP mode bit. The STOP Mode bit should be cleared after wake-
up from STOP state.
To exit from STOP mode, external interrupt, RTC alarm, RTC Tick, or BATT_FLT has
to be activated. During the wake-up sequence, the crystal oscillator and PLL may
begin to operate. The crystal oscillator settle-down time and the PLL lock-time is
required for a stable ARMCLK and automatically inserted by the hardware of
S3C2443X. During these lock and settle-down times, no clock is supplied to the
internal logic circuitry.
The following describes the sequence initiating STOP mode:
1
2
3
4
5
6
7
The block disconnects power to CPU, and the internal logic, with the exception of
the wake-up logic. Activating the SLEEP mode requires two independent power
sources. One of the two power sources supplies the power for the wake-up logic.
Note: DRAM has to be in self-refresh mode during STOP and SLEEP mode to retain valid
memory data. LCD must be stopped before STOP and SLEEP mode, because DRAM can
not be accessed when it is in self-refresh mode.
Set the STOP Mode bit (by the main CPU).
System controller requests bus controller to finish pending transaction.
Bus controller sends acknowledgement to system controller after bus
transactions are completed.
System controller requests memory controller to enter self-refresh mode,
preserving SDRAM contents.
System controller waits for self-refresh acknowledgement from memory
controller.
After receiving the self-refresh acknowledge, system controller disables system
clocks, and switches SYSCLK source to MPLL reference clock.
Disables PLLs and Crystal (XTI) oscillation. If OSC_EN_STOP bit in PWRCFG
register is 'high,' then system controller does not disable crystal oscillation.
18