AM486DX5-133W16BHC AMD (ADVANCED MICRO DEVICES), AM486DX5-133W16BHC Datasheet - Page 17

• Manufacturer Part Number: AM486DX5-133W16BHC
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of AM486DX5-133W16BHC

• Family Name: Am486
• Device Core Size: 32b
• Frequency (max): 133MHz
• Instruction Set Architecture: RISC
• Supply Voltage 1 (typ): 3.45V
• Operating Supply Voltage (max): 3.6V
• Operating Supply Voltage (min): 3.3V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 208
• Package Type: SQFP
• Lead Free Status / Rohs Status: Not Compliant

WB/WT
Write-Back/Write-Through (Input)
If the processor samples WB/WT High at RESET, the
processor is configured in Write-back mode and all sub-
sequent cache line fills sample WB/WT on the same
clock edge in which it finds either RDY or the first BRDY
of a burst transfer to determine if the cache line is des-
ignated as Write-back mode or Write-through. If the sig-
nal is Low on the first BRDY or RDY, the cache line is
write-through. If the signal is High, the cache line is write-
back. If WB/WT is sampled Low at RESET, all cache
line fills are write-through. WB/WT has an internal weak
pull-down.
W/R
Write/Read (Output)
A High output indicates a write cycle. A Low output in-
dicates a read cycle.
Note: The Enhanced Am486DX microprocessors do
not use the V
processors. The corresponding pin on the Enhanced
Am486DX microprocessors is an Internal No Connect
(INC).
3
3.1
The Enhanced Am486DX microprocessors use a 32-bit
architecture with on-chip memory management and
cache memory units. The instruction set includes the
complete 486 microprocessor instruction set along with
extensions to serve the new extended applications. All
applications written for the 486 microprocessor and pre-
vious members of the x86 architectural family can run
on the Enhanced Am486DX microprocessors without
modification.
The on-chip Memory Management Unit (MMU) is com-
pletely compatible with the 486 MMU. The MMU in-
cludes a segmentation unit and a paging unit.
Segmentation allows management of the logical ad-
dress space by providing easy data and code relocati-
bility and efficient sharing of global resources. The
paging mechanism operates beneath segmentation and
is transparent to the segmentation process. Paging is
optional and can be disabled by system software. Each
segment can be divided into one or more 4-Kbyte seg-
ments. To implement a virtual memory system, the En-
hanced
restartability for all page and segment faults.
3.2
Memory is organized into one or more variable length
segments, each up to 4 Gbytes (2
can have attributes associated with it, including its lo-
cation, size, type (i.e., stack, code, or data), and protec-
tion characteristics. Each task on a microprocessor can
have a maximum of 16,381 segments, each up to
FUNCTIONAL DESCRIPTION
Overview
Memory
Am486DX
CC5
pin used by some 3-V, 486 -based
microprocessors
Enhanced Am486DX Microprocessor Family
32
bytes). A segment
P R E L I M I N A R Y
support
full
4 Gbytes. Thus, each task has a maximum of 64 Tbytes
of virtual memory.
The segmentation unit provides four levels of protection
for isolating and protecting applications and the operat-
ing system from each other. The hardware-enforced
protection allows high-integrity system designs.
3.3
The Enhanced Am486DX microprocessors have four
modes of operation: Real Address mode (Real mode),
Virtual 8086 Address mode (Virtual mode), Protected
Address mode (Protected mode), and System Manage-
ment mode (SMM).
3.3.1 Real Mode
In Real mode, the Enhanced Am486DX microproces-
sors operate as a fast 8086. Real mode is required pri-
marily to set up the processor for Protected mode
operation.
3.3.2 Virtual Mode
In Virtual mode, the processor appears to be in Real
mode, but can use the extended memory accessing of
Protected mode.
3.3.3 Protected Mode
Protected mode provides access to the sophisticated
memory management paging and privilege capabilities
of the processor.
3.3.4 System Management Mode
SMM is a special operating mode described in detail in
Section 6, beginning on page 38.
3.4
The Enhanced Am486DX microprocessors support a
superset architecture of the standard 486DX cache im-
plementation. This architectural enhancement improves
not only CPU performance, but total system perfor-
mance.
3.4.1 Write-Through Cache
The standard 486DX write-through cache architecture
is characterized by the following:
The write-through cache implementation forces all
writes to flow through to the external bus and back to
main memory. Consequently, the write-through cache
generates a large amount of bus traffic on the external
data bus.
External read accesses are placed in the cache if
they meet proper caching requirements.
Subsequent reads to the data in the cache are made
if the address is stored in the cache tag array.
Write operations to a valid address in the cache are
updated in the cache and to external memory. This
data writing technique is called write-through .
Modes of Operation
Cache Architecture
17