AM486DX5-133W16BHC AMD (ADVANCED MICRO DEVICES), AM486DX5-133W16BHC Datasheet - Page 32

• Manufacturer Part Number: AM486DX5-133W16BHC
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of AM486DX5-133W16BHC

• Family Name: Am486
• Device Core Size: 32b
• Frequency (max): 133MHz
• Instruction Set Architecture: RISC
• Supply Voltage 1 (typ): 3.45V
• Operating Supply Voltage (max): 3.6V
• Operating Supply Voltage (min): 3.3V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 208
• Package Type: SQFP
• Lead Free Status / Rohs Status: Not Compliant

32
Two special bus cycles follow the write-back of modified
data upon execution of the WBINVD instruction: first the
write-back, and then the flush special bus cycle. The
INVD operates identically to the standard 486 micropro-
cessor in that the flush special bus cycle is generated
when the on-chip cache is invalidated. Table 8 specifies
the special bus cycle states for the instructions WBINVD
and INVD.
3.9.2 Cache Invalidation through Hardware
The other mechanism for cache invalidation is the
FLUSH pin. The FLUSH pin operates similarly to the
WBINVD command, writing back modified cache lines
to main memory. After the entire cache has copied back
all the modified data, the microprocessor generates two
special bus cycles. These special bus cycles signal to
the external caches that the microprocessor on-chip
cache has completed its copy-back and that the second
level cache may begin its copy-back to memory, if so
required.
Two flush acknowledge cycles are generated after the
FLUSH pin is asserted and the modified data in the
cache is written back. As with the WBINVD instruction,
in Write-back mode, a flush requires a minimum of 4100
internal clocks to test the cache for modified data. Writ-
A32–A2
0000 0000 h
0000 0000 h
Notes:
1. WBINVD generates first write-back, then flush.
2. INVD generates only flush.
HITM
ADS
BRDY
BLAST
Table 8. WBINVD/INVD Special Bus Cycles
CACHE
CLK
ADR
AHOLD
EADS
M/IO D/C W/R BE3 BE2 BE1 BE0 Bus Cycle
0
0
0
0
n
1
1
0
1
1
1
Enhanced Am486DX Microprocessor Family
Figure 15. Latest Snooping of Copy-Back
1
0
1
1
Write-back
Flush
P R E L I M I N A R Y
1, 2
1
S
ing back modified data adds to this minimum time. The
flush operation can only be stopped by a RESET. Table
9 shows the special flush bus cycle configuration.
3.9.3 Snooping During Cache Flushing
As with snooping during normal operation, snooping is
permitted during a cache flush, whether initiated by the
FLUSH pin or WBINVD instruction. After completion of
the snoop, and write-back, if needed, the microproces-
sor completes the copy-back of modified cache lines.
3.10 Burst Write
The Enhanced Am486DX microprocessors improve
system performance by implementing a burst write fea-
ture for cache line write-backs and copy-backs. Stan-
dard write operations are still supported. Burst writes
are always four 32-bit words and start at the beginning
of a cache line address of 0 for the starting access. The
timing of the BLAST and BRDY signals is identical to
the burst read. Figure 16 shows a burst write access.
(See Figure 17 and Figure 18 for burst read and burst
write access with BOFF asserted.) In addition to using
BLAST, the CACHE signal indicates burstable cycles.
A32–A2
0000 0001h
0000 0001h
Table 9. FLUSH Special Bus Cycles
M/IO D/C
0
0
0
0
W/R BE3 BE2 BE1 BE0
1
1
0
1
Address B
1
1
1
0
1
1
Bus Cycle
First
Flush
Acknowl-
edge
Second
Flush
Acknowl-
edge