ATA5823-PLQW 80 Atmel, ATA5823-PLQW 80 Datasheet - Page 53
ATA5823-PLQW 80
Manufacturer Part Number
ATA5823-PLQW 80
Description
Manufacturer
Atmel
Datasheet
1.ATA5823-PLQW_80.pdf
(98 pages)
Specifications of ATA5823-PLQW 80
Operating Temperature (min)
-40C
Operating Temperature (max)
105C
Operating Temperature Classification
Industrial
Product Depth (mm)
7mm
Product Height (mm)
0.9mm
Product Length (mm)
7mm
Operating Supply Voltage (typ)
2.5/3.3V
Operating Supply Voltage (max)
3.6V
Lead Free Status / Rohs Status
Compliant
- Current page: 53 of 98
- Download datasheet (4Mb)
14.1.2
14.1.3
4829D–RKE–06/06
Sleep Mode
Start-up Mode
To save current it is recommended CLK be disabled during RX polling mode. I
the current of the Microcontroller_Interface I
the current consumption is calculated as follows:
During T
nals. To guarantee the reception of a transmitted command the transmitter must start the
telegram with an adequate preburst. The required length of the preburst T
polling parameters T
actual bit rate and the number of bits (N
The length of period T
factor X
culated to be:
In US and European applications, the maximum value of T
(which is done by setting the bit X
1.2 ms in that case. The sleep time can be extended to about 300 ms by setting X
(which is done by setting X
9.6 ms.
During T
circuit starts up (T
ready to receive.
I
T
T
S_Poll
Preburst
Sleep
=
=
Sleep
I
Sleep
Sleep
Startup_PLL
Poll
T
Sleep
+
defined by the bit X
, T
I
VSINT
Startup_PLL
+
1024
T
Startup_PLL
the PLL is enabled and starts up. If the PLL is locked, the signal processing
Startup_Sig_Proc
Sleep
Sleep
T
, T
DCLK
and T
is defined by the 5-bit word sleep in control register 4, the extension
Startup_PLL
+
Sleep
T
Startup_Sig_Proc
Startup_Sig_Proc
Sleep
X
). After the start-up time all circuits are in stable condition and
Sleep
in control register 4 to 1), the time resolution is then about
Sleep
, T
in control register 4 and the basic clock cycle T
Startup_Sig_Proc
Bit-check
in control register 4 to 0). The time resolution is about
+
VSINT
the transceiver is not sensitive to a transmitter sig-
T
) to be tested.
Bitcheck
. If CLK is enabled during the RX polling mode
and T
Bit-check
Sleep
ATA5823/ATA5824
is about 38 ms if X
. Thus, T
Bit-check
Preburst
P
does not include
depends on the
depends on the
Sleep
DCLK
is set to 1
Sleep
. It is cal-
to 8
53
Related parts for ATA5823-PLQW 80
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
RF Transceiver RF DATA CONTROL Duplex Transceiver
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
Uhf Ask/fsk Transceiver Ata5823 Ata5824
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
RF Transceiver RF Data Control Duplex Transceiver
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
DEV KIT FOR AVR/AVR32
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet: