MAX5866ETM Maxim Integrated Products, MAX5866ETM Datasheet - Page 12

• Manufacturer Part Number: MAX5866ETM
• Description: CODECs
• Manufacturer: Maxim Integrated Products

Specifications of MAX5866ETM

• Lead Free Status / Rohs Status: No

Ultra-Low-Power, High-Dynamic-
Performance, 60Msps Analog Front End
12
13–16, 19–22
5, 7, 12, 37,
33, 39, 43
2, 8, 11,
23–32
40, 41
44, 45
______________________________________________________________________________________
PIN
42
10
17
18
34
35
36
38
46
47
48
—
1
3
4
6
9
QD+, QD-
DA0–DA7
DD0–DD9
ID-, ID+
NAME
OGND
REFIN
OV
SCLK
REFN
REFP
GND
COM
QA+
CLK
N.C.
V
QA-
DIN
IA+
CS
IA-
EP
DD
DD
Upper Reference Voltage. Bypass with a 0.33µF capacitor to GND as close to REFP as possible.
Analog Supply Voltage. Bypass V
0.1µF capacitor.
Channel IA Positive Analog Input. For single-ended operation, connect signal source to IA+.
Channel IA Negative Analog Input. For single-ended operation, connect IA- to COM.
Analog Ground. Connect all pins to GND ground plane.
Conversion Clock Input. Clock signal for both ADCs and DACs.
Channel QA Negative Analog Input. For single-ended operation, connect QA- to COM.
Channel QA Positive Analog Input. For single-ended operation, connect signal source to QA+.
ADC Tri-State Digital Output Bits. DA7 is the most significant bit (MSB), and DA0 is the least
significant bit (LSB).
Output Driver Ground
Output Driver Power Supply. Supply range from +2.7V to V
Bypass OV
DAC Digital Input Bits. DD9 is the MSB, and DD0 is the LSB.
3-Wire Serial-Interface Data Input. Data is latched on the rising edge of the SCLK.
3-Wire Serial-Interface Clock Input
3-Wire Serial-Interface Chip-Select Input. Apply logic low to enable the serial interface.
No Connection
DAC Channel-QD Differential Voltage Output
DAC Channel-ID Differential Voltage Output
Reference Input. Connect to V
Common-Mode Voltage I/O. Bypass COM to GND with a 0.33µF capacitor.
Negative Reference I/O. Conversion range is (V
capacitor.
Exposed Paddle. Exposed paddle is internally connected to GND. Connect EP to the GND plane.
DD
to OGND with a combination of a 2.2µF capacitor in parallel with a 0.1µF capacitor.
DD
DD
for internal reference.
to GND with a combination of a 2.2µF capacitor in parallel with a
FUNCTION
REFP
- V
REFN
DD
). Bypass REFN to GND with a 0.33µF
to accommodate most logic levels.
Pin Description