HD6473837FV Renesas Electronics America, HD6473837FV Datasheet - Page 311

• Manufacturer Part Number: HD6473837FV
• Description: IC H8/3837 MCU FLASH 100QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8/300Lr

Specifications of HD6473837FV

• Core Processor: H8/300L
• Core Size: 8-Bit
• Speed: 5MHz
• Connectivity: SCI
• Peripherals: LCD, PWM
• Number Of I /o: 84
• Program Memory Size: 60KB (60K x 8)
• Program Memory Type: OTP
• Eeprom Size: -
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 12x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 100-BQFP
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

The receive margin in asynchronous mode can therefore be derived from the following equation.
In equation (1), if F (absolute value of clock frequency error) = 0 and D (clock duty cycle) = 0.5,
the receive margin is 46.875% as given by equation (2) below.
When D = 0.5 and F = 0,
This value is theoretical. In actual system designs a margin of from 20 to 30 percent should be
allowed.
Relationship between Bit RDRF and Reading RDR: While SCI3 is receiving, it checks the
RDRF flag. When a frame of data has been received, if the RDRF flag is cleared to 0, data
receiving ends normally. If RDRF is set to 1, an overrun error occurs.
RDRF is automatically cleared to 0 when the contents of RDR are read. If RDR is read more than
once, the second and later reads will be performed with RDRF cleared to 0. While RDRF is 0, if
RDR is read when reception of the next frame is just ending, data from the next frame may be
read. This is illustrated in figure 10.28.
294
M = {(0.5 – 1/2N) – (D – 0.5) / N – (L – 0.5) F}
M: Receive margin (%)
N: Ratio of clock frequency to bit rate (N = 16)
D: Clock duty cycle (D = 0.5 to 1)
L: Frame length (L = 9 to 12)
F: Absolute value of clock frequency error
M = {0.5 – 1/(2
16)}
100% = 46.875% ................................................ Equation (2)
100% ............................ Equation (1)