SC68C752BIB48,157 NXP Semiconductors, SC68C752BIB48,157 Datasheet - Page 14
![IC UART DUAL 48LQFP](/photos/6/64/66484/568-48-lqfp_sot313-2_sml.jpg)
SC68C752BIB48,157
Manufacturer Part Number
SC68C752BIB48,157
Description
IC UART DUAL 48LQFP
Manufacturer
NXP Semiconductors
Datasheet
1.SC68C752BIBS128.pdf
(48 pages)
Specifications of SC68C752BIB48,157
Number Of Channels
2, DUART
Package / Case
48-LQFP
Fifo's
64 Byte
Voltage - Supply
2.5V, 3.3V, 5V
With Auto Flow Control
Yes
With False Start Bit Detection
Yes
With Modem Control
Yes
Mounting Type
Surface Mount
Data Rate
5 Mbps
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.25 V
Supply Current
4.5 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Operating Supply Voltage
2.5 V or 3.3 V or 5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
935278767157
SC68C752BIB48
SC68C752BIB48
SC68C752BIB48
SC68C752BIB48
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SC68C752BIB48,157
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
SC68C752B_4
Product data sheet
6.5.1 Interrupt mode operation
6.5.2 Polled mode operation
In Interrupt mode (if any bit of IER[3:0] is 1) the processor is informed of the status of the
receiver and transmitter by an interrupt signal, IRQ. Therefore, it is not necessary to
continuously poll the Line Status Register (LSR) to see if any interrupt needs to be
serviced.
In Polled mode (IER[3:0] = 0000) the status of the receiver and transmitter can be
checked by polling the Line Status Register (LSR). This mode is an alternative to the FIFO
Interrupt mode of operation where the status of the receiver and transmitter is
automatically known by means of interrupts sent to the CPU.
polled mode operation.
Fig 8.
Fig 9.
Interrupt mode operation
FIFO polled mode operation
Figure 8
PROCESSOR
PROCESSOR
shows Interrupt mode operation.
5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 64-byte FIFOs
Rev. 04 — 20 January 2010
R/W
R/W
IRQ
THR
THR
IER
IER
IIR
IIR
Figure 9
1
0
SC68C752B
1
0
RHR
RHR
1
002aab096
0
002aab097
shows FIFO
1
0
© NXP B.V. 2010. All rights reserved.
14 of 48