AT32UC3A4256 Atmel Corporation, AT32UC3A4256 Datasheet - Page 898

no-image

AT32UC3A4256

Manufacturer Part Number
AT32UC3A4256
Description
Manufacturer
Atmel Corporation

Specifications of AT32UC3A4256

Flash (kbytes)
256 Kbytes
Pin Count
100
Max. Operating Frequency
66 MHz
Cpu
32-bit AVR
Hardware Qtouch Acquisition
No
Usb Transceiver
1
Usb Speed
Hi-Speed
Usb Interface
Device + OTG
Spi
6
Twi (i2c)
2
Uart
4
Ssc
1
Sd / Emmc
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
128
Self Program Memory
YES
Dram Memory
No
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0 to 3.6
Operating Voltage (vcc)
3.0 to 3.6
Fpu
No
Mpu / Mmu
Yes / No
Timers
6
Output Compare Channels
6
Input Capture Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3A4256-C1UR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3A4256-C1UT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3A4256S-C1UR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT32UC3A4256S-U
Manufacturer:
ST
Quantity:
79
Part Number:
AT32UC3A4256S-U
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
32.5.6
Name:
Access Type:
Offset:
Reset Value:
• URAT: Unspecified Register Access Type:
• URAD: Unspecified Register Access Detection Status
32072G–11/2011
Others
URAT
31
23
15
7
-
-
-
0
1
2
3
4
5
Only the last Unspecified Register Access Type is available through the URAT field.
This field is reset to 0 when SWRST bit in the Control Register is written to one.
This bit is set when at least one unspecified register access has been detected since the last software reset.
This bit is cleared when SWRST bit in the Control Register is set to one.
Interrupt Status Register
Description
The IDATAnR register during the data processing in DMA mode.
The ODATAnR register read during the data processing.
The MR register written during the data processing.
The ODATAnR register read during the sub-keys generation.
The MR register written during the sub-keys generation.
Write-only register read access.
Reserved
30
22
14
6
-
-
-
ISR
Read-only
0x1C
0x0000001E
URAT
29
21
13
5
-
-
-
28
20
12
4
-
-
-
27
19
11
3
-
-
-
-
26
18
10
2
-
-
-
-
25
17
9
1
-
-
-
-
DATRDY
URAD
24
16
8
0
-
-
898

Related parts for AT32UC3A4256