ATmega64M1 Atmel Corporation, ATmega64M1 Datasheet - Page 175

no-image

ATmega64M1

Manufacturer Part Number
ATmega64M1
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega64M1

Flash (kbytes)
64 Kbytes
Pin Count
32
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
12
Hardware Qtouch Acquisition
No
Max I/o Pins
27
Ext Interrupts
27
Usb Speed
No
Usb Interface
No
Spi
1
Uart
1
Can
1
Lin
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
11
Adc Resolution (bits)
10
Adc Speed (ksps)
125
Analog Comparators
4
Resistive Touch Screen
No
Dac Channels
1
Dac Resolution (bits)
10
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
4
Eeprom (bytes)
2048
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
14
Input Capture Channels
1
Pwm Channels
10
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega64M1-15AZ
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega64M1-15MD
Manufacturer:
ATMEL
Quantity:
700
Part Number:
ATmega64M1-AU
Manufacturer:
Atmel
Quantity:
10 000
19.6.3
19.6.4
19.6.5
8209D–AVR–11/10
Acceptance Filter
MOb Page
CAN Data Buffers
Upon a reception hit (that is, a good comparison between the ID + RTR + RBn + IDE received and
an IDT+ RTRTAG + RBnTAG + IDE specified while taking the comparison mask into account) the
IDT + RTRTAG + RBnTAG + IDE received are updated in the MOb (written over the registers).
Figure 19-10. Acceptance Filter Block Diagram
Note:
Every MOb is mapped into a page to save place. The page number is the MOb number. This
page number is set in CANPAGE register. The other numbers are reserved for factory tests.
CANHPMOB register gives the MOb having the highest priority in CANSIT registers. It is format-
ted to provide a direct entry for CANPAGE register. Because CANHPMOB codes CANSIT
registers, it will be only updated if the corresponding enable bits (ENRX, ENTX, ENERR) are
enabled (c.f.
To preserve register allocation, the CAN data buffer is seen such as a FIFO (with address
pointer accessible) into a MOb selection.This also allows to reduce the risks of un-controlled
accesses.
There is one FIFO per MOb. This FIFO is accessed into a MOb page thanks to the CAN mes-
sage register.
internal RxDcan
Examples:
Full filtering: to accept only ID = 0x317 in part A.
- ID MSK = 111 1111 1111
- ID TAG = 011 0001 0111
Partiel filtering: to accept ID from 0x310 up to 0x317 in part A.
- ID MSK = 111 1111 1000
- ID TAG = 011 0001 0xxx
No filtering: to accept all ID’s from 0x000 up to 0x7FF in part A.
- ID MSK = 000 0000 0000
- ID TAG = xxx xxxx xxxx
CANIDT Registers & CANCDMOB (MOb[i])
ID & RB
Figure 19-14 on page
14(33)
Rx Shift Register (internal)
ID & RB
RTRTAG
Enable
Write
179).
14(33)
13(31) - RB excluded
IDE
RTR
b
b
b
b
b
b
=
IDE
RB excluded
ATmega16M1/32M1/64M1
IDMSK
13(31)
1
CANIDM Registers (MOb[i])
13(31)
RTRMSK
IDEMSK
Hit MOb[i]
175

Related parts for ATmega64M1