ATmega64M1 Atmel Corporation, ATmega64M1 Datasheet - Page 179

• Manufacturer Part Number: ATmega64M1
• Manufacturer: Atmel Corporation

Specifications of ATmega64M1

• Flash (kbytes): 64 Kbytes
• Pin Count: 32
• Max. Operating Frequency: 16 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 12
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 27
• Ext Interrupts: 27
• Usb Speed: No
• Usb Interface: No
• Spi: 1
• Uart: 1
• Can: 1
• Lin: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 11
• Adc Resolution (bits): 10
• Adc Speed (ksps): 125
• Analog Comparators: 4
• Resistive Touch Screen: No
• Dac Channels: 1
• Dac Resolution (bits): 10
• Temp. Sensor: Yes
• Crypto Engine: No
• Sram (kbytes): 4
• Eeprom (bytes): 2048
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 2.7 to 5.5
• Operating Voltage (vcc): 2.7 to 5.5
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 2
• Output Compare Channels: 14
• Input Capture Channels: 1
• Pwm Channels: 10
• 32khz Rtc: No
• Calibrated Rc Oscillator: Yes

Figure 19-14. CAN Controller Interrupt Structure
19.9.2
8209D–AVR–11/10
CANSTMOB.6
CANSTMOB.4
CANSTMOB.1
CANSTMOB.5
CANSTMOB.3
CANSTMOB.2
CANSTMOB.0
CANGIT.1
CANGIT.5
CANGIT.4
CANGIT.3
CANGIT.2
CANGIT.0
CANGIT.6
Interrupt Behavior
OVRTIM
TXOK[i]
RXOK[i]
BERR[i]
CERR[i]
AERR[i]
SERR[i]
FERR[i]
BXOK
CERG
AERG
BOFFI
SERG
FERG
When an interrupt occurs, an interrupt flag bit is set in the corresponding MOb-CANSTMOB reg-
ister or in the general CANGIT register. If in the CANIE register, ENRX / ENTX / ENERR bit are
set, then the corresponding MOb bit is set in the CANSITn register.
To acknowledge a MOb interrupt, the corresponding bits of CANSTMOB register (RXOK,
TXOK,...) must be cleared by the software application. This operation needs a read-modify-write
software routine.
To acknowledge a general interrupt, the corresponding bits of CANGIT register (BXOK, BOF-
FIT,...) must be cleared by the software application. This operation is made writing a logical one
in these interrupt flags (writing a logical zero doesn’t change the interrupt flag value).
OVRTIM interrupt flag is reset as the other interrupt sources of CANGIT register and is also
reset entering in its dedicated interrupt handler.
When the CAN node is in transmission and detects a Form Error in its frame, a bit Error will also
be raised. Consequently, two consecutive interrupts can occur, both due to the same error.
When a MOb error occurs and is set in its own CANSTMOB register, no general error is set in
CANGIT register.
CANGIE.4
ENTX
CANGIE.5
ENRX
CANGIE.3
CANGIE.2
ENERR
ENBX
CANGIE.1
ENERG
CANSIT 1/2
SIT[i]
CANGIE.6
ENBOFF
CANIE 1/2
IEMOB[i]
ATmega16M1/32M1/64M1
0
i
CANGIT.7
CANIT
CANGIE.7
CANGIE.0
ENOVRT
ENIT
CAN IT
OVR IT
179