ATtiny24A Atmel Corporation, ATtiny24A Datasheet - Page 7

no-image

ATtiny24A

Manufacturer Part Number
ATtiny24A
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATtiny24A

Flash (kbytes)
2 Kbytes
Pin Count
14
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
4
Hardware Qtouch Acquisition
No
Max I/o Pins
12
Ext Interrupts
12
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
0.12
Eeprom (bytes)
128
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
4
Input Capture Channels
1
Pwm Channels
4
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATtiny24A-CCU
Manufacturer:
ATMEL
Quantity:
1 001
Part Number:
ATtiny24A-CCU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATtiny24A-CCUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATtiny24A-MU
Manufacturer:
ATMEL
Quantity:
2 710
Part Number:
ATtiny24A-MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny24A-SSFR
Manufacturer:
ISD
Quantity:
1 600
Company:
Part Number:
ATtiny24A-SSFR
Quantity:
1 900
Part Number:
ATtiny24A-SSU
Manufacturer:
ATMEL
Quantity:
3 100
Part Number:
ATtiny24A-SSU
Manufacturer:
ATMEL
Quantity:
15 000
Part Number:
ATtiny24A-SSU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
ATtiny24A-SSU
Quantity:
12 500
Part Number:
ATtiny24A-SSUR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
4. CPU Core
4.1
8183D–AVR–04/11
Architectural Overview
This section discusses the AVR core architecture in general. The main function of the CPU core
is to ensure correct program execution. The CPU must therefore be able to access memories,
perform calculations, control peripherals, and handle interrupts.
Figure 4-1.
In order to maximize performance and parallelism, the AVR uses a Harvard architecture – with
separate memories and buses for program and data. Instructions in the Program memory are
executed with a single level pipelining. While one instruction is being executed, the next instruc-
tion is pre-fetched from the Program memory. This concept enables instructions to be executed
in every clock cycle. The Program memory is In-System Reprogrammable Flash memory.
Control Lines
Instruction
Instruction
Program
Memory
Register
Decoder
Flash
Block Diagram of the AVR Architecture
Program
Counter
and Control
EEPROM
Registrers
I/O Lines
Purpose
General
SRAM
Data Bus 8-bit
Status
32 x 8
Data
ALU
ATtiny24A/44A/84A
Timer/Counter 0
Timer/Counter 1
Serial Interface
Comparator
Watchdog
Universal
Interrupt
Timer
Analog
ADC
Unit
7

Related parts for ATtiny24A