ATtiny5 Atmel Corporation, ATtiny5 Datasheet - Page 105

no-image

ATtiny5

Manufacturer Part Number
ATtiny5
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATtiny5

Flash (kbytes)
0.5 Kbytes
Pin Count
6
Max. Operating Frequency
12 MHz
Cpu
8-bit AVR
# Of Touch Channels
1
Hardware Qtouch Acquisition
No
Max I/o Pins
4
Ext Interrupts
4
Usb Speed
No
Usb Interface
No
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
4
Adc Resolution (bits)
8
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
0.03
Self Program Memory
NO
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 125
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
1
Output Compare Channels
2
Input Capture Channels
1
Pwm Channels
2
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATtiny5-TS8R
Manufacturer:
Atmel
Quantity:
8 105
Part Number:
ATtiny5-TSHR
Manufacturer:
OMRON
Quantity:
1 500
Part Number:
ATtiny5-TSHR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATtiny5-TSHR
Quantity:
12 000
Part Number:
ATtiny55V-10SSU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
14.5.6
14.5.7
14.5.8
14.6
8127E–AVR–11/11
Accessing the Non-Volatile Memory Controller
SLDCS - Serial LoaD data from Control and Status space using direct addressing
SSTCS - Serial STore data to Control and Status space using direct addressing
SKEY - Serial KEY signaling
The SLDCS instruction loads data byte from the TPI Control and Status Space to the TPI physi-
cal layer shift register for serial read-out. The SLDCS instruction uses direct addressing, the
direct address consisting of the 4 address bits of the instruction, as shown in
Table 14-7.
The SSTCS instruction stores the data byte that is shifted into the TPI physical layer shift regis-
ter to the TPI Control and Status Space. The SSTCS instruction uses direct addressing, the
direct address consisting of the 4 address bits of the instruction, as shown in
Table 14-8.
The SKEY instruction is used to signal the activation key that enables NVM programming. The
SKEY instruction is followed by the 8 data bytes that includes the activation key, as shown in
Table
Table 14-9.
By default, NVM programming is not enabled. In order to access the NVM Controller and be able
to program the non-volatile memories, a unique key must be sent using the SKEY instruction.
The 64-bit key that will enable NVM programming is given in
Table 14-10. Enable Key for Non-Volatile Memory Programming
After the key has been given, the Non-Volatile Memory Enable (NVMEN) bit in the TPI Status
Register (TPISR) must be polled until the Non-Volatile memory has been enabled.
NVM programming is disabled by writing a logical zero to the NVMEN bit in TPISR.
Operation
data
Operation
CSS[a]
Operation
Key
Key
NVM Program Enable
14-9.
{8[data}}
CSS[a]
data
The Serial Load Data from Control and Status space (SLDCS) Instruction
The Serial STore data to Control and Status space (SSTCS) Instruction
The Serial KEY signaling (SKEY) Instruction
Opcode
1000 aaaa
Opcode
1100 aaaa
Opcode
1110 0000
Remarks
Bits marked ‘a’ form the direct, 4-bit addres
Remarks
Bits marked ‘a’ form the direct, 4-bit addres
Remarks
Data bytes follow after instruction
Value
0x1289AB45CDD888FF
Table
14-10.
ATtiny4/5/9/10
Table
Table
14-7.
14-8.
105

Related parts for ATtiny5