PM5381-BI PMC-Sierra, Inc., PM5381-BI Datasheet - Page 67
PM5381-BI
Manufacturer Part Number
PM5381-BI
Description
ATM UNI, Single Channel ATM PHY Interface for 2488.32Mbps
Manufacturer
PMC-Sierra, Inc.
Datasheet
1.PM5381-BI.pdf
(586 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 67 of 586
- Download datasheet (3Mb)
9.7
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-2000489, Issue 4
Microprocessor Interface Signals (37)
Pin Name
APSOFP
Pin Name
CSB
RDB
WRB
D[15]
D[14]
D[13]
D[12]
D[11]
D[10]
D[9]
D[8]
D[7]
D[6]
D[5]
D[4]
D[3]
D[2]
D[1]
D[0]
A[13]/TRS
Type
Output
Type
Input
Input
Input
I/O
Input
Pin
No.
P1
Pin
No.
F4
D2
C1
N1P4N
2M1M2
N4L1M
3L2K1
M4K2J
1K3J2
H1
K4
Function
The APS output frame pulse signal (APSOFP) provides
system timing of the APS output serial interface. APSOFP is
set high once every 9720 APSIFPCLK cycles, or multiple
thereof, to indicate the approximate location of the J0 frame
boundary 8B/10B character on the differential LVDS bus
(APSO_P/ APSO_N[4:1]).
This signal must not be used as a source for APSIFP.
APSOFP is updated on the rising edge of APSIFPCLK.
Function
The active low chip select (CSB) signal is low during S/UNI-
2488 register accesses.
Note that when not being used, CSB must be tied low. If CSB
is not required (i.e. register accesses controlled using the
RDB and WRB signals only), CSB must be connected to an
inverted version of the RSTB input.
The active low read enable (RDB) signal is low during
S/UNI-2488 register read accesses. The S/UNI-2488 drives
the D[15:0] bus with the contents of the addressed register
while RDB and CSB are low.
The active low write strobe (WRB) signal is low during
S/UNI-2488 register write accesses. The D[15:0] bus contents
are clocked into the addressed register on the rising WRB
edge while CSB is low.
The bi-directional data bus, D[15:0], is used during
S/UNI-2488 read and write accesses.
The test register select signal (TRS) selects between normal
and test mode register accesses. TRS is high during test
mode register accesses, and is low during normal mode
register accesses. TRS may be tied low.
S/UNI-2488 Telecom Standard Product Datasheet
Released
67
Related parts for PM5381-BI
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Saturn user network interface for 2488 Mbit/s
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
2 Megabit (256K x 8) 5.0 Volt-only CMOS Flash Memory
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Interface, Multi-rate Telecom Backplane SERDES for 2.5Gbit/s Interconnect
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
processor, Spectra-9953 Device Driver
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Ethernet, 8 Channel 10/100 Ethernet over SONET/SDH Mapping Device
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Interface, Single Chip ADM for 622 & 155Mbit/s
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Interface, Single Chip ADM for 622 & 155Mbit/s
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Interface, Multi-rate SATURN User Network Interface for 2x622 and 4x155
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR
Manufacturer:
PMC-Sierra, Inc.
Datasheet:
Part Number:
Description:
Processor, SONET/SDH Tributary Unit Payload Processor for 2488.32Mbit/s
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER
Manufacturer:
PMC-Sierra, Inc.
Datasheet:
Part Number:
Description:
SONET/SDH, Single Chip 96 Port SONET/SDH Cross-Connect Switch Element
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
ATM, Sixteen Channel ATM PHY Interface for 155.52 Mbps
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Interface, 4-Channel ATM and Bit HDLC User Network Interface
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Communications, Octal T1/E1/J1 Low Latency Transport Line Interface Device
Manufacturer:
PMC-Sierra, Inc.