IDT72T36115 Integrated Device Technology, IDT72T36115 Datasheet - Page 47

no-image

IDT72T36115

Manufacturer Part Number
IDT72T36115
Description
128k X 36 Terasync Fifo, 2.5v - Best Value!
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72T36115L10BB
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72T36115L4-4BB
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72T36115L4-4BBG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72T36115L5BB
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72T36115L5BBI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
NOTES:
1. m = PAF offset.
2. D = maximum FIFO depth.
3. t
4. PAF is asserted and updated on the rising edge of WCLK only.
5. Select this mode by setting PFM HIGH during Master Reset.
NOTES:
1. n = PAE offset.
2. For IDT Standard mode
3. For FWFT mode.
4. t
5. PAE is asserted and updated on the rising edge of WCLK only.
6. Select this mode by setting PFM HIGH during Master Reset.
7. RCS = LOW.
WCLK
RCLK
IDT72T3645/55/65/75/85/95/105/115/125 2.5V TeraSync™ ™ ™ ™ ™ 36-BIT FIFO
1K x 36, 2K x 36, 4K x 36, 8K x 36, 16K x 36, 32K x 36, 64K x 36, 128K x 36 and 256K x 36
WCLK
RCLK
WEN
REN
PAF
WEN
rising edge of WCLK and the rising edge of RCLK is less than t
In IDT Standard mode: D = 1,024 for the IDT72T3645, 2,048 for the IDT72T3655, 4,096 for the IDT72T3665 and 8,192 for the IDT72T3675, 16,384 for the IDT72T3685, 32,768
for the IDT72T3695, 65,536 for the IDT72T36105, 131,072 for the IDT72T36115 and 262,144 for the IDT72T36125.
In FWFT mode: D = 1,025 for the IDT72T3645, 2,049 for the IDT72T3655, 4,097 for the IDT72T3665, 8,193 for the IDT72T3675, 16,385 for the IDT72T3685, 32,769 for the IDT72T3695,
65,537 for the IDT72T36105, 131,073 for the IDT72T36115 and 262,145 for the IDT72T36125.
rising edge of RCLK and the rising edge of WCLK is less than t
REN
SKEW2
SKEW2
PAE
is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that PAF will go HIGH (after one WCLK cycle plus t
is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that PAE will go HIGH (after one RCLK cycle plus t
t
CLKH
t
CLKL
Figure 24. Synchronous Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Modes)
Figure 23. Synchronous Programmable Almost-Full Flag Timing (IDT Standard and FWFT Modes)
t
ENS
t
ENS
n words in FIFO
n + 1 words in FIFO
t
CLKL
D - (m +1) words in FIFO
t
CLKL
t
ENH
(2)
t
SKEW2
,
1
(3)
t
ENH
(4)
t
PAES
(2)
1
2
SKEW2
SKEW2
, then the PAF deassertion time may be delayed one extra WCLK cycle.
, then the PAE deassertion may be delayed one extra RCLK cycle.
2
47
t
PAFS
t
ENS
t
ENS
n + 1 words in FIFO
n + 2 words in FIFO
t
ENH
t
SKEW2
(2)
(3)
t
D - m words in FIFO
ENH
,
(3)
1
1
COMMERCIAL AND INDUSTRIAL
(2)
t
PAES
TEMPERATURE RANGES
PAES
2
PAFS
2
t
JANUARY 11, 2007
PAFS
). If the time between the
). If the time between the
n words in FIFO
n + 1 words in FIFO
D-(m+1) words
in FIFO
5907 drw29
5907 drw28
(2)
(2)
,
(3)

Related parts for IDT72T36115