KSZ8862 Micrel Semiconductor, KSZ8862 Datasheet - Page 61

no-image

KSZ8862

Manufacturer Part Number
KSZ8862
Description
2-port Ethernet Switch With Non-pci Interface And Fiber Support
Manufacturer
Micrel Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
KSZ8862-16MQL
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8862-16MQL-FX
Manufacturer:
Micrel Inc
Quantity:
135
Part Number:
KSZ8862-16MQL-FX
Manufacturer:
Micrel
Quantity:
67
Part Number:
KSZ8862-16MQL-FX
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8862-32MQL
Manufacturer:
Micrel
Quantity:
139
Part Number:
KSZ8862-32MQL
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8862-32MQL-FX
Manufacturer:
Micrel Inc
Quantity:
135
Part Number:
KSZ8862-32MQL-FX
Manufacturer:
Micrel
Quantity:
258
Part Number:
KSZ8862-32MQL-FX
Manufacturer:
Micrel Inc
Quantity:
10 000
Bank 3 Bus Configuration Register (0x08): BCFG
This register is a read-only register. The bit 0 is automatically downloaded from bit 0 Configparm word of EEPROM, if pin
EEEN is high (enabled EEPROM)
Banks 4 – 15: Reserved
Except Bank Select Register (0xE).
Bank 16 Transmit Control Register (0x00): TXCR
This register holds control information programmed by the CPU to control the QMU transmit module function.
Bank 16 Transmit Status Register (0x02): TXSR
This register keeps the status of the last transmitted frame.
Micrel, Inc.
April 2007
Bit
15-1
0
Bit
15
14
13
12-4
3
2
1
0
Bit
15-6
5-0
Default Value
0x0000
-
Default Value
-
0x0
0x0
-
0x0
0x0
0x0
0x0
Default Value
0x000
-
R/W
RO
RO
R/W
RO
RW
RW
RO
RW
RW
RW
RW
R/W
RO
RO
Description
Reserved
Bus Configuration (only for KSZ8862-16 device)
1: bus width is 16 bits.
0: bus width is 8 bits.
Description
Reserved
Reserved
Reserved
Reserved
TXFCE Transmit Flow Control Enable
When this bit is set, the QMU sends flow control pause frames from the host port if the RX
FIFO has reached its threshold.
Note: the SGCR3[5] in Bank 32 also needs to be enabled.
TXPE Transmit Padding Enable
When this bit is set, the KSZ8862M automatically adds a padding field to a packet shorter
than 64 bytes.
Note: Setting this bit requires enabling the ADD CRC feature to avoid CRC errors for the
transmit packet.
TXCE Transmit CRC Enable
When this bit is set, the KSZ8862M automatically adds a CRC checksum field to the end of
a transmit frame.
TXE Transmit Enable
When this bit is set, the transmit module is enabled and placed in a running state. When
reset, the transmit process is placed in the stopped state after the transmission of the
current frame is completed.
Description
Reserved
TXFID Transmit Frame ID
This field identifies the transmitted frame. All of the transmit status information in this
register belongs to the frame with this ID.
(this bit is only avaiable when EEPROM is enabled)
61
KSZ8862-16/32MQL
M9999-040407-3.0

Related parts for KSZ8862