FIDO1100 Innovasic Semiconductor Inc., FIDO1100 Datasheet - Page 62

no-image

FIDO1100

Manufacturer Part Number
FIDO1100
Description
32-bit Real-time Communications Controller
Manufacturer
Innovasic Semiconductor Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FIDO1100BGA208IR1
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Part Number:
FIDO1100BGB208IR1
Manufacturer:
Peregrine
Quantity:
1 919
Part Number:
FIDO1100BGB208IR1
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Part Number:
FIDO1100PQF208IR1
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Flexible Input Deterministic Output (fido ® )
32-Bit Real-Time Communications Controller
9.1.2 External Bus Timing for a 32-Bit Transfer (with RDY_N)
This timing is programmable via the External Bus Chip Select Timing Register (see Figure 21).
The write-cycle timing is controlled by TwWAIT setting (shown as TxWAIT in the
diagram), 1–16 clocks.
The read-cycle timing is controlled by TrWAIT setting (shown as TxWAIT in the
diagram), 1–16 clocks.
The output-enable signal (OE_N) goes active (low) 0–3 clocks (TOE) after the chip
select.
The output-enable signal (OE_N) goes inactive (hi) coincident with the chip select.
The write-enable signal (WE_N) goes active (low) 0–3 clocks (TWEF) after the chip
select (first cycle only). For subsequent cycles, the WE_N line will go active (low) 0–3
clocks (TWEF) after the address bus changes.
The write-enable signal (WE_N) goes inactive (hi) 0–3 clocks (TWER) before the end of
the wait time and hence before the address bus changes (subsequent cycles). This is
when the data is considered ―written.‖
Figure 21. External Bus Timing for a Single, 32-Bit Cycle (without RDY_N)
®
UNCONTROLLED WHEN PRINTED OR COPIED
Page 62 of 83
IA211080807-07
http://www.Innovasic.com
Customer Support:
April 15, 2010
Data Sheet
1-888-824-4184

Related parts for FIDO1100