GS1560A Gennum Corporation, GS1560A Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/2/277/gennum_corporation_sml.jpg)
GS1560A
Manufacturer Part Number
GS1560A
Description
Reclocking Deserializer For HD-SDI, Sd-sdi & Dvb-asi With Loop Thru Cable Driver. 3.3/1.8V Supply.
Manufacturer
Gennum Corporation
Datasheet
1.GS1560A.pdf
(55 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
GS1560A
Manufacturer:
GENNUM
Quantity:
748
Company:
Part Number:
GS1560ACFE3
Manufacturer:
MURATA
Quantity:
47 600
Company:
Part Number:
GS1560ACFE3
Manufacturer:
GUNNUM
Quantity:
310
Company:
Part Number:
GS1560ACFE3
Manufacturer:
GUNNUM
Quantity:
1
1.2 PIN DESCRIPTIONS (CONTINUED)
GENNUM CORPORATION
NUMBER
PIN DESCRIPTIONS (CONTINUED)
PIN DESCRIPTIONS (CONTINUED)
PIN DESCRIPTIONS (CONTINUED)
23, 24
PIN
25
26
27
RESET_TRST
JTAG/HOST
SDO, SDO
CS_TMS
NAME
Synchronous
Synchronous
Synchronous
SCLK_TCK
TIMING
Analog
Non
Non
with
Output
TYPE
Input
Input
Input
9 of 55
Serial digital loop-through output signal operating at 1.485Gb/s,
1.485/1.001Gb/s, or 270Mb/s.
The slew rate of these outputs is automatically controlled to meet SMPTE
292M and 259M specifications according to the setting of the SD/HD pin.
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Used to reset the internal operating conditions to default settings and to
reset the JTAG test sequence.
Host Mode (JTAG/HOST = LOW)
When asserted LOW, all functional blocks will be set to default conditions
and all input and output signals become high impedance, including the
serial digital outputs SDO and SDO.
When set HIGH, normal operation of the device resumes 10usec after the
LOW-to-HIGH transition of the RESET_TRST signal.
JTAG Test Mode (JTAG/HOST = HIGH)
When asserted LOW, all functional blocks will be set to default and the
JTAG test sequence will be held in reset.
When set HIGH, normal operation of the JTAG test sequence resumes.
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Used to select JTAG Test Mode or Host Interface Mode.
When set HIGH, CS_TMS, SDOUT_TDO, SDI_TDI and SCLK_TCK are
configured for JTAG boundary scan testing.
When set LOW, CS_TMS, SDOUT_TDO, SDI_TDI and SCLK_TCK are
configured as GSPI pins for normal host interface operation.
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Chip Select / Test Mode Select
Host Mode (JTAG/HOST = LOW)
CS_TMS operates as the host interface chip select, CS, and is active
LOW.
JTAG Test Mode (JTAG/HOST = HIGH)
CS_TMS operates as the JTAG test mode select, TMS, and is active HIGH.
DESCRIPTION
27360-1