IDT7005L Integrated Device Technology, Inc., IDT7005L Datasheet - Page 12

no-image

IDT7005L

Manufacturer Part Number
IDT7005L
Description
High-speed 8k X 8 Dual-port Static RAM
Manufacturer
Integrated Device Technology, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT7005L100F
Manufacturer:
IDT
Quantity:
200
Part Number:
IDT7005L100FB
Manufacturer:
IDT
Quantity:
200
Part Number:
IDT7005L100G
Manufacturer:
IDT
Quantity:
200
Part Number:
IDT7005L100GB
Manufacturer:
IDT
Quantity:
200
Part Number:
IDT7005L100J
Manufacturer:
IDT
Quantity:
2 986
IDT7005S/L
HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE
NOTES:
1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and
2. To ensure that the earlier of the two ports wins.
3. t
4. To ensure that the write cycle is inhibited on port "B" during contention with port "A".
5. To ensure that a write cycle is completed on port "B" after contention on port "A".
6. "X" in part numbers indicates power rating (S or L).
Symbol
BUSY TIMING (M/
t
t
t
t
t
t
t
BUSY TIMING (M/
t
t
PORT-TO-PORT DELAY TIMING
t
t
Symbol
BUSY TIMING (M/
t
t
t
t
t
t
t
BUSY TIMING (M/
t
t
PORT-TO-PORT DELAY TIMING
t
t
BAA
BDA
BAC
BDC
APS
BDD
WH
WB
WH
WDD
DDD
BAA
BDA
BAC
BDC
APS
BDD
WH
WB
WH
WDD
DDD
BDD
is a calculated parameter and is the greater of 0, t
BUSY
BUSY
BUSY
BUSY
Arbitration Priority Set-up Time
BUSY
Write Hold After
BUSY
Write Hold After
Write Pulse to Data Delay
Write Data Valid to Read Data Delay
BUSY
BUSY
BUSY
BUSY
Arbitration Priority Set-up Time
BUSY
Write Hold After
BUSY
Write Hold After
Write Pulse to Data Delay
Write Data Valid to Read Data Delay
S S
S
S
S
S
S S
S
S
S
S S
S
S
S
S S
S
S
Access Time from Address Match
Disable Time from Address Not Matched
Access Time from Chip Enable Low
Disable Time from Chip Enable High
Disable to Valid Data
Input to Write
Access Time from Address Match
Disable Time from Address Not Matched
Access Time from Chip Enable Low
Disable Time from Chip Enable High
Disable to Valid Data
Input to Write
= V
= V
= V
= V
IH
IL
IH
IL
)
)
)
)
BUSY
BUSY
BUSY
BUSY
(4)
(4)
Parameter
Parameter
(5)
(5)
(5)
(5)
(1)
(1)
(3)
(3)
(2)
(2)
(1)
(1)
WDD
– t
WP
(actual), or t
IDT7005X15 IDT7005X17
Com'l. Only Com'l. Only
Min. Max.
12
12
5
0
6.06
15
15
15
15
18
DDD
30
25
– t
Min.
IDT7005X35
DW
Min.
13
13
25
25
0
5
0
5
(actual).
MILITARY AND COMMERCIAL TEMPERATURE RANGES
Max.
Max.
17
17
17
17
18
30
25
20
20
20
20
35
60
45
(6)
Min.
Min.
IDT7005X20
IDT7005X55
15
15
25
25
5
0
5
0
Max.
Max.
20
20
17
30
45
35
45
40
40
35
40
80
65
20
Min.
Min.
IDT7005X25
IDT7005X70
17
17
25
25
5
0
5
0
Mil. Only
BUSY
Max.
Max.
20
20
20
17
30
50
35
45
40
40
35
45
95
80
".
2738 tbl 15
Unit
Unit
12
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for IDT7005L