CDK2000 Cirrus Logic, Inc., CDK2000 Datasheet - Page 11

• Manufacturer Part Number: CDK2000
• Description: Fractional-n Clock Multiplier with Internal LCO
• Manufacturer: Cirrus Logic, Inc.

DS844F1
5. APPLICATIONS
5.1
5.2
5.3
5.3.1
One Time Programmability
The one time programmable (OTP) circuitry in the CS2300-OTP allows for pre-configuration of the device
prior to use in a system. There are two types of parameters that are used for device pre-configuration: modal
and global . The modal parameters are features which, when grouped together, create a modal configuration
set (see
dynamically selected using the M[1:0] mode select pins (see
maining configuration settings which do not change with the mode select pins. The modal and global pa-
rameters can be pre-set at the factory or user programmed using the customer development kit, CDK2000;
Please see
Timing Reference Clock
The internal LC oscillator is used to generate the timing reference clock. A single 0.1 µF cap must be con-
nected between the FILTP and FILTN pins and FILTN must be connected to ground as shown in
Frequency Reference Clock Input, CLK_IN
The frequency reference clock input (CLK_IN) is used by the Digital PLL and Fractional-N Logic block to
dynamically generate a fractional-N value for the Frequency Synthesizer (see
on page
block then translates the desired ratio based off of CLK_IN to one based off of the internal LCO. This allows
the low-jitter internal LCO to be used as the clock which the Frequency Synthesizer multiplies while main-
taining synchronicity with the frequency reference clock through the Digital PLL. The allowable frequency
range for CLK_IN is found in the
Parameter Type
Adjusting the Minimum Loop Bandwidth for CLK_IN
The CS2300 allows the minimum loop bandwidth of the Digital PLL to be adjusted between 1 Hz and
128 Hz using the ClkIn_BW[2:0] global parameter. The minimum loop bandwidth of the Digital PLL direct-
ly affects the jitter transfer function; specifically, jitter frequencies below the loop bandwidth corner are
passed from the PLL input directly to the PLL output without attenuation. In some applications it is desir-
able to have a very low minimum loop bandwidth to reject very low jitter frequencies, commonly referred
Global
Modal
10). The Digital PLL first compares the CLK_IN frequency to the PLL output. The Fractional-N logic
Figure 14 on page
“Programming Information” on page 23
Figure 7. External Component Requirements for LCO
Configuration Set 0
M[1:0] pins = 00
Ratio 0
Table 1. Modal and Global Configuration
19). Up to four modal configuration sets can be permanently stored and then
“AC Electrical Characteristics” on page
FILTN
Configuration settings set once for all modes.
Configuration Set 1
M[1:0] pins = 01
0.1 µF
Ratio 1
FILTP
for more details.
Table
Configuration Set 2
M[1:0] pins = 10
1). The global parameters are the re-
Ratio 2
7.
“Hybrid Analog-Digital PLL”
Configuration Set 3
M[1:0] pins = 11
CS2300-OTP
Ratio 3
Figure
7.
11