CDK2000 Cirrus Logic, Inc., CDK2000 Datasheet - Page 2

• Manufacturer Part Number: CDK2000
• Description: Fractional-n Clock Multiplier with Internal LCO
• Manufacturer: Cirrus Logic, Inc.

DS844F1
TABLE OF CONTENTS
1. PIN DESCRIPTION ................................................................................................................................. 4
2. TYPICAL CONNECTION DIAGRAM ..................................................................................................... 5
3. CHARACTERISTICS AND SPECIFICATIONS ...................................................................................... 6
4. ARCHITECTURE OVERVIEW ............................................................................................................... 9
5. APPLICATIONS ................................................................................................................................... 11
6. PARAMETER DESCRIPTIONS ........................................................................................................... 19
7. CALCULATING THE USER DEFINED RATIO .................................................................................... 22
8. PROGRAMMING INFORMATION ........................................................................................................ 23
9. PACKAGE DIMENSIONS .................................................................................................................... 24
10. ORDERING INFORMATION .............................................................................................................. 25
11. REVISION HISTORY .......................................................................................................................... 26
RECOMMENDED OPERATING CONDITIONS .................................................................................... 6
ABSOLUTE MAXIMUM RATINGS ........................................................................................................ 6
DC ELECTRICAL CHARACTERISTICS ................................................................................................ 6
AC ELECTRICAL CHARACTERISTICS ................................................................................................ 7
PLL PERFORMANCE PLOTS ............................................................................................................... 8
4.1 Delta-Sigma Fractional-N Frequency Synthesizer ........................................................................... 9
4.2 Hybrid Analog-Digital Phase Locked Loop ...................................................................................... 9
5.1 One Time Programmability ............................................................................................................ 11
5.2 Timing Reference Clock ................................................................................................................. 11
5.3 Frequency Reference Clock Input, CLK_IN ................................................................................... 11
5.4 Output to Input Frequency Ratio Configuration ............................................................................. 13
5.5 PLL Clock Output ........................................................................................................................... 15
5.6 Auxiliary Output .............................................................................................................................. 16
5.7 Mode Pin Functionality ................................................................................................................... 16
5.8 Clock Output Stability Considerations ............................................................................................ 18
5.9 Required Power Up Sequencing for Programmed Devices ........................................................... 18
6.1 Modal Configuration Sets ............................................................................................................... 19
6.2 Ratio 0 - 3 ...................................................................................................................................... 20
6.3 Global Configuration Parameters ................................................................................................... 20
7.1 High Resolution 12.20 Format ....................................................................................................... 22
7.2 High Multiplication 20.12 Format ................................................................................................... 22
THERMAL CHARACTERISTICS ......................................................................................................... 24
5.3.1 Adjusting the Minimum Loop Bandwidth for CLK_IN ............................................................ 11
5.4.1 User Defined Ratio (RUD) ..................................................................................................... 13
5.4.2 Ratio Modifier (R-Mod) .......................................................................................................... 13
5.4.3 Effective Ratio (REFF) .......................................................................................................... 13
5.4.4 Ratio Configuration Summary ............................................................................................... 14
5.7.1 M1 and M0 Mode Pin Functionality ....................................................................................... 16
5.7.2 M2 Mode Pin Functionality .................................................................................................... 17
5.8.1 Output Switching ................................................................................................................... 18
5.8.2 PLL Unlock Conditions .......................................................................................................... 18
6.1.1 R-Mod Selection (RModSel[1:0]) ........................................................................................... 19
6.1.2 Auxiliary Output Source Selection (AuxOutSrc[1:0]) ............................................................. 20
6.3.1 AUX PLL Lock Output Configuration (AuxLockCfg) .............................................................. 20
6.3.2 Enable PLL Clock Output on Unlock (ClkOutUnl) ................................................................. 20
6.3.3 Low-Frequency Ratio Configuration (LFRatioCfg) ................................................................ 20
6.3.4 M2 Pin Configuration (M2Config[2:0]) ................................................................................... 21
6.3.5 Clock Input Bandwidth (ClkIn_BW[2:0]) ................................................................................ 21
5.7.2.1 M2 Configured as Output Disable .............................................................................. 17
5.7.2.2 M2 Configured as R-Mod Enable .............................................................................. 17
5.7.2.3 M2 Configured as AuxOutSrc Override ..................................................................... 17
CS2300-OTP
2