MPC8260A Motorola, MPC8260A Datasheet - Page 5

• Manufacturer Part Number: MPC8260A
• Description: Micro Processor
• Manufacturer: Motorola

MOTOROLA
— Interfaces to G2 core through on-chip 32-Kbyte dual-port RAM and DMA controller
— Serial DMA channels for receive and transmit on all serial channels
— Parallel I/O registers with open-drain and interrupt capability
— Virtual DMA functionality executing memory-to-memory and memory-to-I/O transfers
— Three fast communications controllers supporting the following protocols:
— Two multichannel controllers (MCCs)
— Four serial communications controllers (SCCs) identical to those on the MPC860, supporting
— Two serial management controllers (SMCs), identical to those of the MPC860
— One serial peripheral interface identical to the MPC860 SPI
— One inter-integrated circuit (I
— Up to eight TDM interfaces
– 10/100-Mbit Ethernet/IEEE 802.3 CDMA/CS interface through media independent
– ATM—Full-duplex SAR protocols at 155 Mbps, through UTOPIA interface, AAL5,
– Transparent
– HDLC—Up to T3 rates (clear channel)
– Each MCC handles 128 serial, full-duplex, 64-Kbps data channels.Each MCC can be split
– Almost any combination of subgroups can be multiplexed to single or multiple TDM
the digital portions of the following protocols:
– Ethernet/IEEE 802.3 CDMA/CS
– HDLC/SDLC and HDLC bus
– Universal asynchronous receiver transmitter (UART)
– Synchronous UART
– Binary synchronous (BISYNC) communications
– Transparent
– Provide management for BRI devices as general circuit interface (GCI) controllers in time-
– Transparent
– UART (low-speed operation)
– Microwire compatible
– Multiple-master, single-master, and slave modes
– Supports two groups of four TDM channels for a total of eight TDMs
– 2,048 bytes of SI RAM
– Bit or byte resolution
– Independent transmit and receive routing, frame synchronization
interface (MII)
AAL1, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traffic types, up to 16 K external
connections
into four subgroups of 32 channels each.
interfaces up to four TDM interfaces per MCC
division-multiplexed (TDM) channels
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
MPC826xA (HiP4) Family Hardware Specifications
2
C) controller (identical to the MPC860 I
2
C controller)
Features
5