ST72F264G ST Microelectronics, ST72F264G Datasheet - Page 149

no-image

ST72F264G

Manufacturer Part Number
ST72F264G
Description
(ST72F260G - ST72F264G) 8-BIT MCU
Manufacturer
ST Microelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72F264G1B5
Manufacturer:
ST
0
Part Number:
ST72F264G1M6
Manufacturer:
ST
0
Part Number:
ST72F264G2B5
Manufacturer:
ST
0
Part Number:
ST72F264G2B5
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST72F264G2B6
Manufacturer:
ST
Quantity:
10
Part Number:
ST72F264G2B6
Manufacturer:
NEC
Quantity:
6 097
Part Number:
ST72F264G2B6
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST72F264G2H
Manufacturer:
ST
0
Part Number:
ST72F264G2H1
Manufacturer:
CMD
Quantity:
1 020
Part Number:
ST72F264G2H1
Manufacturer:
ST
0
Part Number:
ST72F264G2H1
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST72F264G2H1E
Manufacturer:
ST
Quantity:
50 000
Part Number:
ST72F264G2H1E
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST72F264G2M6
Manufacturer:
SCS
Quantity:
1 225
Part Number:
ST72F264G2M6
Manufacturer:
ST
Quantity:
20 000
www.DataSheet4U.com
DataSheet
13.11 COMMUNICATION INTERFACE CHARACTERISTICS
13.11.1 SPI - Serial Peripheral Interface
Subject to general operating conditions for V
f
Figure 101. SPI Slave Timing Diagram with CPHA=0
Notes:
1. Data based on design simulation and/or characterisation results, not tested in production.
2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has
its alternate function capability released. In this case, the pin status depends on the I/O port configuration.
3. Measurement points are done at CMOS levels: 0.3xV
OSC
1/t
Symbol
t
t
w(SCKH)
t
w(SCKL)
t
t
t
t
t
t
t
t
dis(SO)
t
t
t
r(SCK)
f(SCK)
su(SS)
t
su(MI)
t
h(MO)
f
v(MO)
MISO
MOSI
h(SS)
su(SI)
a(SO)
v(SO)
h(SO)
4
h(MI)
c(SCK)
h(SI)
, and T
SCK
U
SS
CPHA=0
CPOL=0
CPHA=0
CPOL=1
.com
OUTPUT
INPUT
INPUT
A
SPI clock frequency
SPI clock rise and fall time
SS setup time
SS hold time
SCK high and low time
Data input setup time
Data input hold time
Data output access time
Data output disable time
Data output valid time
Data output hold time
Data output valid time
Data output hold time
unless otherwise specified.
see note 2
t
a(SO)
t
su(SS)
t
su(SI)
Parameter
MSB IN
t
t
w(SCKH)
w(SCKL)
MSB OUT
www.DataSheet4U.com
t
t
h(SI)
c(SCK)
t
DD
v(SO)
DD
,
Master
Slave
Slave
Slave
Master
Slave
Master
Slave
Master
Slave
Slave
Slave
Slave (after enable edge)
Master (before capture edge)
BIT6 OUT
and 0.7xV
Refer to I/O port characteristics for more details on
the input/output alternate function characteristics
(SS, SCK, MOSI, MISO).
3)
Conditions
DD
BIT1 IN
.
ST72260G, ST72262G, ST72264G
t
h(SO)
f
f
CPU
CPU
=8MHz
=8MHz
t
t
r(SCK)
f(SCK)
f
CPU
LSB IN
0.0625
see I/O port pin description
0.25
0.25
Min
120
120
100
100
100
100
100
90
LSB OUT
0
0
0
/128
www.DataSheet
www.DataSheet
www.DataSheet
www.DataSheet4U
t
h(SS)
f
f
CPU
CPU
Max
120
240
120
2
4
/4
/2
t
dis(SO)
149/171
Unit
t
MHz
CPU
ns
note 2
see
4U
4U.com
4U
.com
.com
.com

Related parts for ST72F264G