ST72F264G ST Microelectronics, ST72F264G Datasheet - Page 75

• Manufacturer Part Number: ST72F264G
• Description: (ST72F260G - ST72F264G) 8-BIT MCU
• Manufacturer: ST Microelectronics

www.DataSheet4U.com
DataSheet
SERIAL PERIPHERAL INTERFACE (Cont’d)
11.4.3.1 Functional Description
A basic example of interconnections between a
single master and a single slave is illustrated in
Figure
The MOSI pins are connected together and the
MISO pins are connected together. In this way
data is transferred serially between master and
slave (most significant bit first).
The communication is always initiated by the mas-
ter. When the master device transmits data to a
slave device via MOSI pin, the slave device re-
Figure 48. Single Master/ Single Slave Application
4
U
48.
.com
MSBit
8-BIT SHIFT REGISTER
GENERATOR
CLOCK
SPI
MASTER
LSBit
www.DataSheet4U.com
MOSI
SCK
SS
MISO
+5V
sponds by sending data to the master device via
the MISO pin. This implies full duplex communica-
tion with both data out and data in synchronized
with the same clock signal (which is provided by
the master device via the SCK pin).
To use a single data line, the MISO and MOSI pins
must be connected at each node ( in this case only
simplex communication is possible).
Four possible data/clock timing relationships may
be chosen (see
must be programmed with the same timing mode.
MOSI
MISO
SCK
SS
ST72260G, ST72262G, ST72264G
Figure
8-BIT SHIFT REGISTER
MSBit
Not used if SS is managed
by software
51) but master and slave
SLAVE
www.DataSheet
www.DataSheet
www.DataSheet
www.DataSheet4U
LSBit
75/171
4U
4U.com
4U
.com
.com
.com