FLLXT971A Intel, FLLXT971A Datasheet - Page 42

no-image

FLLXT971A

Manufacturer Part Number
FLLXT971A
Description
3.3V Dual Speed Fast Ethernet PHY Transceicer
Manufacturer
Intel
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FLLXT971ABC.A4-834103
Manufacturer:
Cortina
Quantity:
389
Part Number:
FLLXT971ABC.A4-834103
Manufacturer:
Cortina Systems Inc
Quantity:
10 000
Part Number:
FLLXT971ABC.A4-834103
Manufacturer:
CORTINA
Quantity:
20 000
Part Number:
FLLXT971ABCA4834103
Manufacturer:
Intel
Quantity:
10 000
Part Number:
FLLXT971ABE
Manufacturer:
TOSH
Quantity:
82
Part Number:
FLLXT971ABE
Manufacturer:
INTEL
Quantity:
1 000
Part Number:
FLLXT971ABE
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
FLLXT971ABE.A4
Manufacturer:
CORTINA
Quantity:
8 000
Part Number:
FLLXT971ABE.A4-834104
Manufacturer:
IDT
Quantity:
240
Part Number:
FLLXT971ABE.A4-834104
Manufacturer:
Cortina Systems Inc
Quantity:
10 000
www.DataSheet4U.com
DataSheet U .com
4
LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver
3.7.3.3
42
3.7.3.2.4 Receive Data Valid
The LXT971A asserts RX_DV to indicate that the received data maps to valid symbols. However,
RXD outputs zeros until the received data is decoded and available for transfer to the controller.
Twisted-Pair PMD Sublayer
The twisted-pair Physical Medium Dependent (PMD) layer provides the signal scrambling and de-
scrambling, line coding and decoding (MLT-3 for 100BASE-TX, Manchester for 10BASE-T), as
well as receiving, polarity correction, and baseline wander correction functions.
Scrambler/De-scrambler
The purpose of the scrambler is to spread the signal power spectrum and further reduce EMI using
an 11-bit, data-independent polynomial. The receiver automatically decodes the polynomial
whenever IDLE symbols are received.
Scrambler Seeding
Once the transmit data (or Idle symbols) are properly encoded, they are scrambled to further reduce
EMI and to spread the power spectrum using an 11-bit scrambler seed. Five seed bits are
determined by the PHY address, and the remaining bits are hard coded in the design.
Scrambler Bypass
The scrambler/de-scrambler can be bypassed by setting Register bit 16.12 = 1. The scrambler is
automatically bypassed when the fiber port is enabled. Scrambler bypass is provided for diagnostic
and test support.
3.7.3.3.1 Baseline Wander Correction
The LXT971A provides a baseline wander correction function which makes the device robust
under all network operating conditions. The MLT3 coding scheme used in 100BASE-TX is by
definition “unbalanced”. This means that the average value of the signal voltage can “wander”
significantly over short time intervals (tenths of seconds). This wander can cause receiver errors at
long-line lengths (100 meters) in less robust designs. Exact characteristics of the wander are
completely data dependent.
The LXT971A baseline wander correction characteristics allow the device to recover error-free
data while receiving worst-case “killer” packets over all cable lengths.
3.7.3.3.2 Polarity Correction
The 100BASE-TX de-scrambler automatically detects and corrects for the condition where the
receive signal at TPFIP and TPFIN is inverted.
De-assertion time for CRS is slightly longer than assertion time. This causes IFG intervals to
appear somewhat shorter to the MAC than it actually is on the wire.
CRS de-assertion is not aligned with TX_EN de-assertion on transmit loopbacks in half-
duplex mode.
Rev. Date: August 7, 2002
Document #: 249414
Revision #: 002
Datasheet

Related parts for FLLXT971A