LM3S8930 Luminary Micro, Inc, LM3S8930 Datasheet - Page 9

no-image

LM3S8930

Manufacturer Part Number
LM3S8930
Description
Lm3s8930 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S8930-EQC50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S8930-EQC50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S8930-IBZ50-A2
Manufacturer:
TI
Quantity:
1 563
Part Number:
LM3S8930-IBZ50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S8930-IBZ50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S8930-IQC50-A2
Manufacturer:
Texas Instruments
Quantity:
135
Part Number:
LM3S8930-IQC50-A2
Manufacturer:
TI
Quantity:
139
Part Number:
LM3S8930-IQC50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Figure 14-8.
Figure 14-9.
Figure 14-10. Master Burst RECEIVE .................................................................................................. 347
Figure 14-11. Master Burst RECEIVE after Burst SEND ........................................................................ 348
Figure 14-12. Master Burst SEND after Burst RECEIVE ........................................................................ 349
Figure 14-13. Slave Command Sequence ............................................................................................ 350
Figure 15-1.
Figure 15-2.
Figure 16-1.
Figure 16-2.
Figure 16-3.
Figure 17-1.
Figure 17-2.
Figure 20-1.
Figure 20-2.
Figure 20-3.
Figure 20-4.
Figure 20-5.
Figure 20-6.
Figure 20-7.
Figure 20-8.
Figure 20-9.
Figure 20-10. JTAG TRST Timing ........................................................................................................ 497
Figure 20-11. External Reset Timing (RST) .......................................................................................... 498
Figure 20-12. Power-On Reset Timing ................................................................................................. 499
Figure 20-13. Brown-Out Reset Timing ................................................................................................ 499
Figure 20-14. Software Reset Timing ................................................................................................... 499
Figure 20-15. Watchdog Reset Timing ................................................................................................. 499
Figure 21-1.
Figure 21-2.
July 25, 2008
Master Single RECEIVE ................................................................................................. 345
Master Burst SEND ....................................................................................................... 346
CAN Module Block Diagram ........................................................................................... 375
CAN Bit Time ................................................................................................................ 382
Ethernet Controller Block Diagram .................................................................................. 416
Ethernet Controller ......................................................................................................... 416
Ethernet Frame ............................................................................................................. 418
100-Pin LQFP Package Pin Diagram .............................................................................. 459
108-Ball BGA Package Pin Diagram (Top View) ............................................................... 460
Load Conditions ............................................................................................................ 489
I
External XTLP Oscillator Characteristics ......................................................................... 493
Hibernation Module Timing ............................................................................................. 494
SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement .............. 495
SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer ............................. 495
SSI Timing for SPI Frame Format (FRF=00), with SPH=1 ................................................. 496
JTAG Test Clock Input Timing ......................................................................................... 497
JTAG Test Access Port (TAP) Timing .............................................................................. 497
100-Pin LQFP Package .................................................................................................. 500
108-Ball BGA Package .................................................................................................. 502
2
C Timing ..................................................................................................................... 491
Preliminary
LM3S8930 Microcontroller
9

Related parts for LM3S8930