LM3S2730 Luminary Micro, Inc, LM3S2730 Datasheet - Page 5

no-image

LM3S2730

Manufacturer Part Number
LM3S2730
Description
Lm3s2730 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S2730-EQC50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S2730-EQC50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S2730-IBZ50-A2
Manufacturer:
TI
Quantity:
259
Part Number:
LM3S2730-IBZ50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S2730-IBZ50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S2730-IQC50-A2
Manufacturer:
TI
Quantity:
72
Part Number:
LM3S2730-IQC50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
10.3
10.4
10.5
11
11.1
11.2
11.2.1 Transmit/Receive Logic ........................................................................................................... 234
11.2.2 Baud-Rate Generation ............................................................................................................. 235
11.2.3 Data Transmission .................................................................................................................. 235
11.2.4 Serial IR (SIR) ......................................................................................................................... 236
11.2.5 FIFO Operation ....................................................................................................................... 237
11.2.6 Interrupts ................................................................................................................................ 237
11.2.7 Loopback Operation ................................................................................................................ 238
11.2.8 IrDA SIR block ........................................................................................................................ 238
11.3
11.4
11.5
12
12.1
12.2
12.2.1 Bit Rate Generation ................................................................................................................. 275
12.2.2 FIFO Operation ....................................................................................................................... 275
12.2.3 Interrupts ................................................................................................................................ 275
12.2.4 Frame Formats ....................................................................................................................... 276
12.3
12.4
12.5
13
13.1
13.2
13.3
13.4
13.4.1 Initialization ............................................................................................................................. 313
13.4.2 Operation ............................................................................................................................... 313
13.4.3 Transmitting Message Objects ................................................................................................. 314
13.4.4 Configuring a Transmit Message Object .................................................................................... 314
13.4.5 Updating a Transmit Message Object ....................................................................................... 315
13.4.6 Accepting Received Message Objects ...................................................................................... 315
13.4.7 Receiving a Data Frame .......................................................................................................... 315
13.4.8 Receiving a Remote Frame ...................................................................................................... 315
13.4.9 Receive/Transmit Priority ......................................................................................................... 316
13.4.10 Configuring a Receive Message Object .................................................................................... 316
13.4.11 Handling of Received Message Objects .................................................................................... 317
13.4.12 Handling of Interrupts .............................................................................................................. 317
13.4.13 Bit Timing Configuration Error Considerations ........................................................................... 318
13.4.14 Bit Time and Bit Rate ............................................................................................................... 318
13.4.15 Calculating the Bit Timing Parameters ...................................................................................... 320
13.5
July 25, 2008
Initialization and Configuration ................................................................................................. 211
Register Map .......................................................................................................................... 211
Register Descriptions .............................................................................................................. 212
Universal Asynchronous Receivers/Transmitters (UARTs) ......................................... 233
Block Diagram ........................................................................................................................ 234
Functional Description ............................................................................................................. 234
Initialization and Configuration ................................................................................................. 238
Register Map .......................................................................................................................... 239
Register Descriptions .............................................................................................................. 240
Synchronous Serial Interface (SSI) ................................................................................ 274
Block Diagram ........................................................................................................................ 274
Functional Description ............................................................................................................. 274
Initialization and Configuration ................................................................................................. 283
Register Map .......................................................................................................................... 284
Register Descriptions .............................................................................................................. 285
Controller Area Network (CAN) Module ......................................................................... 311
Controller Area Network Overview ............................................................................................ 311
Controller Area Network Features ............................................................................................ 311
Controller Area Network Block Diagram .................................................................................... 312
Controller Area Network Functional Description ......................................................................... 312
Controller Area Network Register Map ...................................................................................... 322
Preliminary
LM3S2730 Microcontroller
5

Related parts for LM3S2730