LM3S3739 Luminary Micro, Inc, LM3S3739 Datasheet - Page 265

no-image

LM3S3739

Manufacturer Part Number
LM3S3739
Description
Lm3s3739 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S3739
Manufacturer:
DSP
Quantity:
586
Part Number:
LM3S3739-IQC50
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S3739-IQC50-A0
Manufacturer:
TI
Quantity:
101
Part Number:
LM3S3739-IQC50-A0
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S3739-IQC50-A0
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
LM3S3739-IQC50-A0T
Manufacturer:
Texas Instruments
Quantity:
10 000
Reset
Reset
Type
Type
GPIO Open Drain Select (GPIOODR)
GPIO Port A (legacy) base: 0x4000.4000
GPIO Port A (high-speed) base: 0x4005.8000
GPIO Port B (legacy) base: 0x4000.5000
GPIO Port B (high-speed) base: 0x4005.9000
GPIO Port C (legacy) base: 0x4000.6000
GPIO Port C (high-speed) base: 0x4005.A000
GPIO Port D (legacy) base: 0x4000.7000
GPIO Port D (high-speed) base: 0x4005.B000
GPIO Port E (legacy) base: 0x4002.4000
GPIO Port E (high-speed) base: 0x4005.C000
GPIO Port F (legacy) base: 0x4002.5000
GPIO Port F (high-speed) base: 0x4005.D000
GPIO Port G (legacy) base: 0x4002.6000
GPIO Port G (high-speed) base: 0x4005.E000
GPIO Port H (legacy) base: 0x4002.7000
GPIO Port H (high-speed) base: 0x4005.F000
Offset 0x50C
Type R/W, reset 0x0000.0000
June 02, 2008
Bit/Field
31:8
7:0
RO
RO
31
15
0
0
RO
RO
Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C
The GPIOODR register is the open drain control register. Setting a bit in this register enables the
open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the
corresponding bit should also be set in the GPIO Digital Input Enable (GPIODEN) register (see
page 269). Corresponding bits in the drive strength registers (GPIODR2R, GPIODR4R, GPIODR8R,
and GPIOSLR ) can be set to achieve the desired rise and fall times. The GPIO acts as an open
drain input if the corresponding bit in the GPIODIR register is set to 0; and as an open drain output
when set to 1.
When using the I
Function Select (GPIOAFSEL) register bit for the I
examples in “Initialization and Configuration” on page 246).
30
14
0
0
RO
RO
29
13
reserved
0
0
Name
ODE
RO
RO
28
12
0
0
reserved
2
C module, in addition to configuring the pin to open drain, the GPIO Alternate
RO
RO
27
11
0
0
Type
R/W
RO
RO
RO
26
10
0
0
RO
RO
Reset
25
0x00
0x00
0
9
0
Preliminary
RO
RO
24
0
8
0
reserved
Description
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
Output Pad Open Drain Enable
The ODE values are defined as follows:
Value
0
1
R/W
RO
23
0
7
0
Description
Open drain configuration is disabled.
Open drain configuration is enabled.
R/W
2
RO
22
0
6
0
C clock and data pins should be set to 1 (see
R/W
RO
21
0
5
0
R/W
RO
20
0
4
0
ODE
R/W
RO
19
0
3
0
LM3S3739 Microcontroller
R/W
RO
18
0
2
0
R/W
RO
17
0
1
0
R/W
RO
16
0
0
0
265

Related parts for LM3S3739