SC16C850V NXP Semiconductors, SC16C850V Datasheet - Page 25

no-image

SC16C850V

Manufacturer Part Number
SC16C850V
Description
XScale VLIO bus interface
Manufacturer
NXP Semiconductors
Datasheet
www.DataSheet.in
NXP Semiconductors
SC16C850V_4
Product data sheet
7.6 Modem Control Register (MCR)
Table 17.
This register controls the interface with the modem or a peripheral device.
Table 18.
LCR[1]
0
0
1
1
Bit
7
6
5
4
3
2
1
0
Symbol
MCR[7]
MCR[6]
MCR[5]
MCR[4]
MCR[3]
MCR[2]
MCR[1]
MCR[0]
LCR[1:0] word length
Modem Control Register bits description
LCR[0]
0
1
0
1
Single UART with 128-byte FIFOs, IrDA, and XScale VLIO bus interface
Description
Clock select
IR enable (see
Interrupt type.
Loopback. Enable the local Loopback mode (diagnostics). In this mode the
transmitter output (TX) and the receiver input (RX), CTS, DSR, CD, and RI are
disconnected from the SC16C850V I/O pins. Internally the modem data and
control pins are connected into a loopback data configuration (see
this mode, the receiver and transmitter interrupts remain fully operational. The
Modem Control Interrupts are also operational, but the interrupts’ sources are
switched to the lower four bits of the Modem Control. Interrupts continue to be
controlled by the IER register.
OP2. This bit is used for internal Loopback mode only. In Loopback mode, this
bit is used to write the state of the modem CD interface signal.
OP1. This bit is used for internal Loopback mode only. In Loopback mode, this
bit is used to write the state of the modem RI interface signal.
RTS
DTR
logic 0 = divide-by-1 clock input
logic 1 = divide-by-4 clock input
logic 0 = enable the standard modem receive and transmit input/output
interface (normal default condition)
logic 1 = enable infrared IrDA receive and transmit inputs/outputs. While in this
mode, the TX/RX output/inputs are routed to the infrared encoder/decoder.
The data input and output levels will conform to the IrDA infrared interface
requirement. As such, while in this mode, the infrared TX output will be a
logic 0 during idle data conditions.
logic 0 = CMOS output
logic 1 = open-source. A 300
logic 0 = disable Loopback mode (normal default condition)
logic 1 = enable local Loopback mode (diagnostics)
logic 0 = force RTS output to a logic 1 (normal default condition)
logic 1 = force RTS output to a logic 0
logic 0 = force DTR output to a logic 1 (normal default condition)
logic 1 = force DTR output to a logic 0
Rev. 04 — 14 January 2008
Figure
Word length (bits)
5
6
7
8
14).
to 500
pull-down resistor is required.
SC16C850V
© NXP B.V. 2008. All rights reserved.
Figure
25 of 47
6). In

Related parts for SC16C850V